1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
|
#-- $Id: p8.tpbridge.scom.initfile,v 1.5 2013/07/17 16:48:42 jmcgill Exp $
#-------------------------------------------------------------------------------
#--
#-- (C) Copyright International Business Machines Corp. 2011
#-- All Rights Reserved -- Property of IBM
#-- *** IBM Confidential ***
#--
#-- TITLE : p8.tpbridge.scom.initfile
#-- DESCRIPTION : Perform SCOM configuration for TP bridge units
#--
#-- OWNER NAME : Joe McGill Email: jmcgill@us.ibm.com
#--
#--------------------------------------------------------------------------------
SyntaxVersion = 1
#--------------------------------------------------------------------------------
#-- Includes
#--------------------------------------------------------------------------------
#--------------------------------------------------------------------------------
#-- HTM SCOM initializations
#--------------------------------------------------------------------------------
# HTM Configuration Register
scom 0x02010888 {
bits, scom_data;
0:4, 0b00001; # oper hang divider = 1
}
#--------------------------------------------------------------------------------
#-- ICP SCOM initializations
#--------------------------------------------------------------------------------
# ICP Mode Register 0
scom 0x020109CB {
bits, scom_data;
15:19, 0b00001; # oper hang divider = 1
23:27, 0b00011; # data hang divider = 3
}
# ICP FIR Register initializations
# EN.TPC.INTP.SYNC_FIR_ACTION0_REG
scom 0x020109C6 {
bits, scom_data;
0:63, 0x0000000000000000;
}
# EN.TPC.INTP.SYNC_FIR_ACTION1_REG
scom 0x020109C7 {
bits, scom_data;
0:63, 0xF7E00DFFB0000000;
}
# EN.TPC.INTP.SYNC_FIR_MASK_REG
scom 0x020109C3 {
bits, scom_data;
0:63, 0x081FF2004C000000;
}
#--------------------------------------------------------------------------------
#-- HCA SCOM initializations
#--------------------------------------------------------------------------------
# HCA Mode Register
scom 0x0201094F {
bits, scom_data, expr;
16:20, 0b00011, (ATTR_CHIP_EC_FEATURE_HCA_SPLIT_HANG_CONTROL == 0); # oper/data hang divider = 3 (HW242836)
16:20, 0b00001, (ATTR_CHIP_EC_FEATURE_HCA_SPLIT_HANG_CONTROL != 0); # oper hang divider = 1 (HW242836)
30:34, 0b00011, (ATTR_CHIP_EC_FEATURE_HCA_SPLIT_HANG_CONTROL != 0); # data hang divider = 3 (HW242836)
}
# HCA FIR Register initializations
# EH.FIR ACTION0
scom 0x02010986 {
bits, scom_data;
0:63, 0x0000000000000000;
}
# EH FIR ACTION1
scom 0x02010987 {
bits, scom_data;
0:63, 0xFFFFFFFFF0000000;
}
# EH FIR MASK
scom 0x02010983 {
bits, scom_data;
0:63, 0x0000000000000000;
}
# EN FIR ACTION0
scom 0x02010946 {
bits, scom_data;
0:63, 0x0000000000000000;
}
# EN FIR ACTION1
scom 0x02010947 {
bits, scom_data;
0:63, 0xFFC0000000000000;
}
# EN FIR MASK
scom 0x02010943 {
bits, scom_data;
0:63, 0x0000000000000000;
}
|
