summaryrefslogtreecommitdiffstats
path: root/src/usr/hwpf/hwp/dram_training/mss_ddr_phy_reset/memory_mss_ddr_phy_reset.xml
blob: dcde983770efacff1bd7b177d12345c12595f0dc (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
<!-- IBM_PROLOG_BEGIN_TAG                                                   -->
<!-- This is an automatically generated prolog.                             -->
<!--                                                                        -->
<!-- $Source: src/usr/hwpf/hwp/dram_training/mss_ddr_phy_reset/memory_mss_ddr_phy_reset.xml $ -->
<!--                                                                        -->
<!-- OpenPOWER HostBoot Project                                             -->
<!--                                                                        -->
<!-- COPYRIGHT International Business Machines Corp. 2013,2014              -->
<!--                                                                        -->
<!-- Licensed under the Apache License, Version 2.0 (the "License");        -->
<!-- you may not use this file except in compliance with the License.       -->
<!-- You may obtain a copy of the License at                                -->
<!--                                                                        -->
<!--     http://www.apache.org/licenses/LICENSE-2.0                         -->
<!--                                                                        -->
<!-- Unless required by applicable law or agreed to in writing, software    -->
<!-- distributed under the License is distributed on an "AS IS" BASIS,      -->
<!-- WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or        -->
<!-- implied. See the License for the specific language governing           -->
<!-- permissions and limitations under the License.                         -->
<!--                                                                        -->
<!-- IBM_PROLOG_END_TAG                                                     -->

<hwpErrors>
<!-- $Id: memory_mss_ddr_phy_reset.xml,v 1.3 2014/01/31 15:08:07 mfred Exp $ -->
<!-- For file ../../ipl/fapi/mss_ddr_phy_reset.C -->
<!-- // *! OWNER NAME  : Mark Fredrickson  Email: mfred@us.ibm.com -->
<!-- // *! BACKUP NAME : Mark Bellows      Email: bellows@us.ibm.com -->

<hwpError>
  <rc>RC_MSS_DP18_0_PLL_FAILED_TO_LOCK</rc>
  <description>
    mss_ddr_phy_reset: DP18  0x0C000 PLL failed to lock!
    Value in DPHY01_DDRPHY_PC_DP18_PLL_LOCK_STATUS_P0_0x8000C0000301143F
      not as expected
  </description>
  <ffdc>EXPECTED_STATUS</ffdc>
  <ffdc>ACTUAL_STATUS</ffdc>
  <callout>
    <target>MBA_IN_ERROR</target>
    <priority>HIGH</priority>
  </callout>
  <callout>
    <hw>
      <hwid>MEM_REF_CLOCK</hwid>
      <refTarget>MEMBUF_CHIP_IN_ERROR</refTarget>
    </hw>
    <priority>MEDIUM</priority>
  </callout>
  <deconfigure>
    <target>MBA_IN_ERROR</target>
  </deconfigure>
  <gard>
    <target>MBA_IN_ERROR</target>
  </gard>
</hwpError>

<hwpError>
  <rc>RC_MSS_DP18_1_PLL_FAILED_TO_LOCK</rc>
  <description>
    mss_ddr_phy_reset: DP18  0x1C000 PLL failed to lock!
    Value in DPHY01_DDRPHY_PC_DP18_PLL_LOCK_STATUS_P1_0x8001C0000301143F
      not as expected
  </description>
  <ffdc>EXPECTED_STATUS</ffdc>
  <ffdc>ACTUAL_STATUS</ffdc>
  <callout>
    <target>MBA_IN_ERROR</target>
    <priority>HIGH</priority>
  </callout>
  <callout>
    <hw>
      <hwid>MEM_REF_CLOCK</hwid>
      <refTarget>MEMBUF_CHIP_IN_ERROR</refTarget>
    </hw>
    <priority>MEDIUM</priority>
  </callout>
  <deconfigure>
    <target>MBA_IN_ERROR</target>
  </deconfigure>
  <gard>
    <target>MBA_IN_ERROR</target>
  </gard>
</hwpError>

<hwpError>
  <rc>RC_MSS_AD32S_0_PLL_FAILED_TO_LOCK</rc>
  <description>
    mss_ddr_phy_reset: AD32S 0x0C001 PLL failed to lock!
    Value in DPHY01_DDRPHY_PC_AD32S_PLL_LOCK_STATUS_P0_0x8000C0010301143F
      not as expected
  </description>
  <ffdc>EXPECTED_STATUS</ffdc>
  <ffdc>ACTUAL_STATUS</ffdc>
  <callout>
    <target>MBA_IN_ERROR</target>
    <priority>HIGH</priority>
  </callout>
  <callout>
    <hw>
      <hwid>MEM_REF_CLOCK</hwid>
      <refTarget>MEMBUF_CHIP_IN_ERROR</refTarget>
    </hw>
    <priority>MEDIUM</priority>
  </callout>
  <deconfigure>
    <target>MBA_IN_ERROR</target>
  </deconfigure>
  <gard>
    <target>MBA_IN_ERROR</target>
  </gard>
</hwpError>

<hwpError>
  <rc>RC_MSS_AD32S_1_PLL_FAILED_TO_LOCK</rc>
  <description>
    mss_ddr_phy_reset: AD32S 0x1C001 PLL failed to lock!
    Value in DPHY01_DDRPHY_PC_AD32S_PLL_LOCK_STATUS_P1_0x8001C0010301143F
      not as expected
  </description>
  <ffdc>EXPECTED_STATUS</ffdc>
  <ffdc>ACTUAL_STATUS</ffdc>
  <callout>
    <target>MBA_IN_ERROR</target>
    <priority>HIGH</priority>
  </callout>
  <callout>
    <hw>
      <hwid>MEM_REF_CLOCK</hwid>
      <refTarget>MEMBUF_CHIP_IN_ERROR</refTarget>
    </hw>
    <priority>MEDIUM</priority>
  </callout>
  <deconfigure>
    <target>MBA_IN_ERROR</target>
  </deconfigure>
  <gard>
    <target>MBA_IN_ERROR</target>
  </gard>
</hwpError>

</hwpErrors>
OpenPOWER on IntegriCloud