blob: c44632bf7775d95f4ee2e524d24aaaaf27e7ae52 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
|
<!-- IBM_PROLOG_BEGIN_TAG -->
<!-- This is an automatically generated prolog. -->
<!-- -->
<!-- $Source: src/usr/hwpf/hwp/core_activate/proc_check_slw_done/proc_check_slw_done_errors.xml $ -->
<!-- -->
<!-- OpenPOWER HostBoot Project -->
<!-- -->
<!-- COPYRIGHT International Business Machines Corp. 2013,2014 -->
<!-- -->
<!-- Licensed under the Apache License, Version 2.0 (the "License"); -->
<!-- you may not use this file except in compliance with the License. -->
<!-- You may obtain a copy of the License at -->
<!-- -->
<!-- http://www.apache.org/licenses/LICENSE-2.0 -->
<!-- -->
<!-- Unless required by applicable law or agreed to in writing, software -->
<!-- distributed under the License is distributed on an "AS IS" BASIS, -->
<!-- WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or -->
<!-- implied. See the License for the specific language governing -->
<!-- permissions and limitations under the License. -->
<!-- -->
<!-- IBM_PROLOG_END_TAG -->
<!-- $Id: proc_check_slw_done_errors.xml,v 1.2 2014/01/24 19:22:27 stillgs Exp $ -->
<!-- Error definitions for p8_poreslw procedure -->
<hwpErrors>
<!-- *********************************************************************** -->
<hwpError>
<rc>RC_PMPROC_CHKSLW_INVALID_STATE</rc>
<description>The PORE SLW is in an unexpected state for completing a Winkle transition</description>
<ffdc>EX</ffdc>
<collectRegisterFfdc>
<id>REG_FFDC_PROC_SLW_REGISTERS</id>
<target>CHIP_IN_ERROR</target>
</collectRegisterFfdc>
</hwpError>
<!-- *********************************************************************** -->
<hwpError>
<rc>RC_PMPROC_CHKSLW_NOT_IN_ETR</rc>
<description>The targeted EX chiplet is not in current SLW EXE Trigger register.</description>
<ffdc>GP3</ffdc>
<ffdc>PMGP0</ffdc>
<ffdc>PMGP1</ffdc>
<ffdc>PMERR</ffdc>
<ffdc>PMHIST</ffdc>
<ffdc>EX</ffdc>
<collectRegisterFfdc>
<id>REG_FFDC_PROC_SLW_REGISTERS</id>
<target>CHIP_IN_ERROR</target>
</collectRegisterFfdc>
</hwpError>
<!-- *********************************************************************** -->
<hwpError>
<rc>RC_PMPROC_CHKSLW_ADDRESS_MISMATCH</rc>
<description>SLW engine address does not match the expected address</description>
<ffdc>GP3</ffdc>
<ffdc>PMGP0</ffdc>
<ffdc>PMGP1</ffdc>
<ffdc>PMERR</ffdc>
<ffdc>PMHIST</ffdc>
<ffdc>GOODHALTADDR</ffdc>
<ffdc>EX</ffdc>
<collectRegisterFfdc>
<id>REG_FFDC_PROC_SLW_REGISTERS</id>
<target>CHIP_IN_ERROR</target>
</collectRegisterFfdc>
<callout>
<procedure>CODE</procedure>
<priority>HIGH</priority>
</callout>
<callout>
<procedure>CODE</procedure>
<priority>HIGH</priority>
</callout>
<callout>
<target>CHIP_IN_ERROR</target>
<priority>LOW</priority>
</callout>
</hwpError>
<!-- *********************************************************************** -->
<hwpError>
<rc>RC_PMPROC_CHKSLW_PMC_FIR_ERRORS</rc>
<description>PMC LFIR has unexpeced SLW bits on</description>
<ffdc>GP3</ffdc>
<ffdc>PMGP0</ffdc>
<ffdc>PMGP1</ffdc>
<ffdc>PMERR</ffdc>
<ffdc>PMCLFIR</ffdc>
<ffdc>EX</ffdc>
<collectRegisterFfdc>
<id>REG_FFDC_PROC_SLW_REGISTERS</id>
<target>CHIP_IN_ERROR</target>
</collectRegisterFfdc>
</hwpError>
<!-- *********************************************************************** -->
<hwpError>
<rc>RC_PMPROC_CHKSLW_EX_NOT_RUNNING</rc>
<description>The targeted EX chiplet is not in the expected RUNNING state per PMHistory register.</description>
<ffdc>GP3</ffdc>
<ffdc>PMGP0</ffdc>
<ffdc>PMGP1</ffdc>
<ffdc>PMERR</ffdc>
<ffdc>PMHIST</ffdc>
<ffdc>EX</ffdc>
<collectRegisterFfdc>
<id>REG_FFDC_PROC_SLW_REGISTERS</id>
<target>CHIP_IN_ERROR</target>
</collectRegisterFfdc>
</hwpError>
</hwpErrors>
|
