blob: cdd0df1fae6c5031f1a1202d83f306fb9d70536c (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
|
<!-- IBM_PROLOG_BEGIN_TAG -->
<!-- This is an automatically generated prolog. -->
<!-- -->
<!-- $Source: src/usr/hwpf/hwp/activate_powerbus/proc_build_smp/proc_fab_smp_fabric_attributes.xml $ -->
<!-- -->
<!-- OpenPOWER HostBoot Project -->
<!-- -->
<!-- COPYRIGHT International Business Machines Corp. 2012,2014 -->
<!-- -->
<!-- Licensed under the Apache License, Version 2.0 (the "License"); -->
<!-- you may not use this file except in compliance with the License. -->
<!-- You may obtain a copy of the License at -->
<!-- -->
<!-- http://www.apache.org/licenses/LICENSE-2.0 -->
<!-- -->
<!-- Unless required by applicable law or agreed to in writing, software -->
<!-- distributed under the License is distributed on an "AS IS" BASIS, -->
<!-- WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or -->
<!-- implied. See the License for the specific language governing -->
<!-- permissions and limitations under the License. -->
<!-- -->
<!-- IBM_PROLOG_END_TAG -->
<!-- $Id: proc_fab_smp_fabric_attributes.xml,v 1.5 2013/09/19 18:50:18 cswenson Exp $ -->
<!-- proc_fab_smp_fabric_attributes.xml -->
<attributes>
<!-- ********************************************************************* -->
<attribute>
<id>ATTR_FREQ_CORE</id>
<targetType>TARGET_TYPE_SYSTEM</targetType>
<description>
firmware notes:
Nominal processor's core DPLL frequency (MHz).
Default value provided by Machine Readable Workbook.
This attribute is the current value.
</description>
<valueType>uint32</valueType>
<writeable/>
<persistRuntime/>
</attribute>
<!-- ********************************************************************* -->
<attribute>
<id>ATTR_PROC_EPS_GB_PERCENTAGE</id>
<targetType>TARGET_TYPE_SYSTEM</targetType>
<description>
firmware notes:
Guardband percentage to apply to baseline epsilon values
</description>
<valueType>uint8</valueType>
<writeable/>
<persistRuntime/>
</attribute>
<!-- ********************************************************************* -->
<attribute>
<id>ATTR_PROC_EPS_GB_DIRECTION</id>
<targetType>TARGET_TYPE_SYSTEM</targetType>
<description>
firmware notes:
Direction to apply guardband margin (positive/negative)
</description>
<valueType>uint8</valueType>
<writeable/>
<enum>POSITIVE = 0x0, NEGATIVE = 0x1</enum>
<persistRuntime/>
</attribute>
<!-- ********************************************************************* -->
<attribute>
<id>ATTR_PROC_FABRIC_ASYNC_SAFE_MODE</id>
<targetType>TARGET_TYPE_SYSTEM</targetType>
<description>
firmware notes:
Set to force all asynchronous boundary crossings into safe mode.
</description>
<valueType>uint8</valueType>
<writeable/>
<enum>PERFORMANCE_MODE = 0x0, SAFE_MODE = 0x1</enum>
<persistRuntime/>
</attribute>
<!-- ********************************************************************* -->
<attribute>
<id>ATTR_PROC_PCIE_NOT_F_LINK</id>
<targetType>TARGET_TYPE_PROC_CHIP</targetType>
<description>
firmware notes:
Set IPL time mux/switch between PCIE PHB/F link function
(one per foreign link)
</description>
<valueType>uint8</valueType>
<array>2</array>
<platInit/>
<persistRuntime/>
</attribute>
<!-- ********************************************************************* -->
</attributes>
|
