1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
|
/* IBM_PROLOG_BEGIN_TAG */
/* This is an automatically generated prolog. */
/* */
/* $Source: src/usr/diag/prdf/common/plat/pegasus/prdfP8PllPcie.C $ */
/* */
/* OpenPOWER HostBoot Project */
/* */
/* Contributors Listed Below - COPYRIGHT 2014 */
/* [+] International Business Machines Corp. */
/* */
/* */
/* Licensed under the Apache License, Version 2.0 (the "License"); */
/* you may not use this file except in compliance with the License. */
/* You may obtain a copy of the License at */
/* */
/* http://www.apache.org/licenses/LICENSE-2.0 */
/* */
/* Unless required by applicable law or agreed to in writing, software */
/* distributed under the License is distributed on an "AS IS" BASIS, */
/* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or */
/* implied. See the License for the specific language governing */
/* permissions and limitations under the License. */
/* */
/* IBM_PROLOG_END_TAG */
/**
* @file prdfP8PLL.C
* @brief chip Plug-in code for proc pll pcie support
*/
#include <iipServiceDataCollector.h>
#include <prdfExtensibleChip.H>
#include <prdfPluginMap.H>
#include <prdfBitString.H>
#include <iipscr.h>
#include <prdfPlatServices.H>
#include <prdfErrlUtil.H>
#include <iipSystem.h>
#include <prdfGlobal_common.H>
#include <prdfP8DataBundle.H>
#include <UtilHash.H>
using namespace TARGETING;
namespace PRDF
{
using namespace PlatServices;
namespace Proc
{
enum
{
// All of the chiplet PLL_ERROR bits below
// are collected in this TP_LFIR bit
PLL_DETECT_P8 = 19,
// Chiplet PLL_ERROR mask and error bits
PLL_ERROR_MASK = 12,
PLL_ERROR_BIT = 25,
};
/**
* @brief Query the PLL chip for a PCI PLL error
* @param i_chip P8 Pci chip
* @param o_result set to true in the presence of PLL error
* @returns Failure or Success of query.
*/
int32_t QueryPciPll( ExtensibleChip * i_chip,
bool & o_result)
{
#define PRDF_FUNC "[Proc::QueryPciPll] "
int32_t rc = SUCCESS;
o_result = false;
SCAN_COMM_REGISTER_CLASS * pciErrReg =
i_chip->getRegister("PCI_ERROR_REG");
SCAN_COMM_REGISTER_CLASS * pciConfigReg =
i_chip->getRegister("PCI_CONFIG_REG");
do
{
rc = pciErrReg->Read();
if (rc != SUCCESS)
{
PRDF_ERR(PRDF_FUNC"PCI_ERROR_REG read failed"
"for 0x%08x", i_chip->GetId());
break;
}
rc = pciConfigReg->Read();
if (rc != SUCCESS)
{
PRDF_ERR(PRDF_FUNC"PCI_CONFIG_REG read failed"
"for 0x%08x", i_chip->GetId());
break;
}
if(pciErrReg->IsBitSet(PLL_ERROR_BIT) &&
!pciConfigReg->IsBitSet(PLL_ERROR_MASK))
{
o_result = true;
}
} while(0);
if( rc != SUCCESS )
{
PRDF_ERR(PRDF_FUNC"failed for proc: 0x%.8X",
i_chip->GetId());
}
return rc;
#undef PRDF_FUNC
}
PRDF_PLUGIN_DEFINE( Proc, QueryPciPll );
/**
* @brief Query the PLL chip for a PLL error on P8
* @param i_chip P8 Pci chip
* @param o_result set to true in the presence of PLL error
* @returns Failure or Success of query.
* @note
*/
int32_t QueryPllIo( ExtensibleChip * i_chip,
bool & o_result)
{
#define PRDF_FUNC "[Proc::QueryPllIo] "
int32_t rc = SUCCESS;
o_result = false;
SCAN_COMM_REGISTER_CLASS * TP_LFIR =
i_chip->getRegister("TP_LFIR");
SCAN_COMM_REGISTER_CLASS * TP_LFIRmask =
i_chip->getRegister("TP_LFIR_MASK");
do
{
rc = TP_LFIR->Read();
if (rc != SUCCESS)
{
PRDF_ERR(PRDF_FUNC"TP_LFIR read failed"
"for 0x%08x", i_chip->GetId());
break;
}
rc = TP_LFIRmask->Read();
if (rc != SUCCESS)
{
PRDF_ERR(PRDF_FUNC"TP_LFIR_MASK read failed"
"for 0x%08x", i_chip->GetId());
break;
}
if (( TP_LFIRmask->IsBitSet(PLL_DETECT_P8) ) ||
( ! TP_LFIR->IsBitSet(PLL_DETECT_P8) ))
{
// if global pll bit is not set, break out
break;
}
rc = QueryPciPll( i_chip, o_result );
if ((rc != SUCCESS) || (true == o_result)) break;
} while(0);
if( rc != SUCCESS )
{
PRDF_ERR(PRDF_FUNC"failed for proc: 0x%.8X",
i_chip->GetId());
}
return rc;
#undef PRDF_FUNC
}
PRDF_PLUGIN_DEFINE( Proc, QueryPllIo );
/**
* @brief Clear the PLL error for P8 Plugin
* @param i_chip P8 chip
* @param i_sc The step code data struct
* @returns Failure or Success of query.
*/
int32_t ClearPllIo( ExtensibleChip * i_chip,
STEP_CODE_DATA_STRUCT & i_sc)
{
#define PRDF_FUNC "[Proc::ClearPllIo] "
int32_t rc = SUCCESS;
if (CHECK_STOP != i_sc.service_data->GetAttentionType())
{
// Clear pci osc error reg bit
int32_t tmpRC = SUCCESS;
SCAN_COMM_REGISTER_CLASS * pciErrReg =
i_chip->getRegister("PCI_ERROR_REG");
tmpRC = pciErrReg->Read();
if (tmpRC != SUCCESS)
{
PRDF_ERR(PRDF_FUNC"PCI_ERROR_REG read failed"
"for chip: 0x%08x", i_chip->GetId());
rc |= tmpRC;
}
pciErrReg->ClearBit(PLL_ERROR_BIT);
tmpRC = pciErrReg->Write();
if (tmpRC != SUCCESS)
{
PRDF_ERR(PRDF_FUNC"PCI_ERROR_REG write failed"
"for chip: 0x%08x", i_chip->GetId());
rc |= tmpRC;
}
// Clear TP_LFIR
SCAN_COMM_REGISTER_CLASS * TP_LFIRand =
i_chip->getRegister("TP_LFIR_AND");
TP_LFIRand->setAllBits();
TP_LFIRand->ClearBit(PLL_DETECT_P8);
tmpRC = TP_LFIRand->Write();
if (tmpRC != SUCCESS)
{
PRDF_ERR(PRDF_FUNC"TP_LFIR_AND write failed"
"for chip: 0x%08x", i_chip->GetId());
rc |= tmpRC;
}
}
if( rc != SUCCESS )
{
PRDF_ERR(PRDF_FUNC"failed for proc: 0x%.8X",
i_chip->GetId());
}
return rc;
#undef PRDF_FUNC
}
PRDF_PLUGIN_DEFINE( Proc, ClearPllIo );
/**
* @brief Mask the PLL error for P8 Plugin
* @param i_chip P8 chip
* @param i_sc The step code data struct
* @param i_oscPos active osc position
* @returns Failure or Success of query.
* @note
*/
int32_t MaskPllIo( ExtensibleChip * i_chip,
STEP_CODE_DATA_STRUCT & i_sc,
uint32_t i_oscPos )
{
#define PRDF_FUNC "[Proc::MaskPllIo] "
int32_t rc = SUCCESS;
do
{
if (CHECK_STOP == i_sc.service_data->GetAttentionType())
{
break;
}
if ( i_oscPos >= MAX_PCIE_OSC_PER_NODE )
{
PRDF_ERR(PRDF_FUNC"invalid oscPos: %d for chip: "
"0x%08x", i_oscPos, i_chip->GetId());
rc = FAIL;
break;
}
uint32_t oscPos = getIoOscPos( i_chip, i_sc );
if ( oscPos != i_oscPos )
{
PRDF_DTRAC(PRDF_FUNC"skip masking for chip: 0x%08x, "
"oscPos: %d, i_oscPos: %d",
i_chip->GetId(), oscPos, i_oscPos);
break;
}
// fence off pci osc error reg bit
SCAN_COMM_REGISTER_CLASS * pciConfigReg =
i_chip->getRegister("PCI_CONFIG_REG");
rc = pciConfigReg->Read();
if (rc != SUCCESS)
{
PRDF_ERR(PRDF_FUNC"PCI_CONFIG_REG read failed"
"for 0x%08x", i_chip->GetId());
break;
}
if(!pciConfigReg->IsBitSet(PLL_ERROR_MASK))
{
pciConfigReg->SetBit(PLL_ERROR_MASK);
rc = pciConfigReg->Write();
if (rc != SUCCESS)
{
PRDF_ERR(PRDF_FUNC"PCI_CONFIG_REG write failed"
"for chip: 0x%08x",
i_chip->GetId());
}
}
// Since TP_LFIR bit is the collection of all of the
// pll error reg bits, we can't mask it or we will not
// see any PLL errors reported from the error regs
} while(0);
return rc;
#undef PRDF_FUNC
}
PRDF_PLUGIN_DEFINE( Proc, MaskPllIo );
/**
* @brief capture additional PLL FFDC
* @param i_chip P8 chip
* @param i_sc service data collector
* @returns Success
*/
int32_t capturePllFfdcIo( ExtensibleChip * i_chip,
STEP_CODE_DATA_STRUCT & io_sc )
{
// Add FSI status reg
captureFsiStatusReg( i_chip, io_sc );
return SUCCESS;
}
PRDF_PLUGIN_DEFINE( Proc, capturePllFfdcIo );
/**
* @brief calling out active pcie osc connected to this proc
* @param i_chip P8 chip
* @param i_sc service data collector
* @returns Success
*/
int32_t CalloutPllIo( ExtensibleChip * i_chip,
STEP_CODE_DATA_STRUCT & io_sc )
{
#define PRDF_FUNC "[Proc::CalloutPllIo] "
int32_t rc = SUCCESS;
do
{
uint32_t oscPos = getIoOscPos( i_chip, io_sc );
// oscPos will be checked inside getClockId and in case
// a connected osc is not found, will use the proc target
// this is the hostboot path since it's used the proc
// target and clock type.
TargetHandle_t connectedOsc = getClockId( i_chip->GetChipHandle(),
TYPE_OSCPCICLK,
oscPos );
if ( NULL == connectedOsc )
{
PRDF_ERR(PRDF_FUNC"Failed to get connected PCIe OSC for "
"chip 0x%08x, oscPos: %d",i_chip->GetId(), oscPos );
connectedOsc = i_chip->GetChipHandle();
}
PRDF_DTRAC(PRDF_FUNC"PCIe OSC: 0x%08x connected to "
"proc: 0x%08x", getHuid(connectedOsc), i_chip->GetId());
// callout the clock source
// HB does not have the osc target modeled
// so we need to use the proc target with
// osc clock type to call out
#ifndef __HOSTBOOT_MODULE
io_sc.service_data->SetCallout(connectedOsc);
#else
io_sc.service_data->SetCallout(
PRDcallout(connectedOsc,
PRDcalloutData::TYPE_PCICLK));
#endif
} while(0);
return rc;
#undef PRDF_FUNC
}
PRDF_PLUGIN_DEFINE( Proc, CalloutPllIo );
} // end namespace Proc
} // end namespace PRDF
|