blob: 18d24dc662c3c606274674e381710d0fb95695c6 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
|
# IBM_PROLOG_BEGIN_TAG
# This is an automatically generated prolog.
#
# $Source: src/usr/diag/prdf/common/plat/pegasus/Proc_regs_TP.rule $
#
# IBM CONFIDENTIAL
#
# COPYRIGHT International Business Machines Corp. 2012
#
# p1
#
# Object Code Only (OCO) source materials
# Licensed Internal Code Source Materials
# IBM HostBoot Licensed Internal Code
#
# The source code for this program is not published or otherwise
# divested of its trade secrets, irrespective of what has been
# deposited with the U.S. Copyright Office.
#
# Origin: 30
#
# IBM_PROLOG_END_TAG
############################################################################
# TP Chiplet Registers
############################################################################
register TP_CHIPLET_CS_FIR
{
name "EH.TPCHIP.TPC.XFIR";
scomaddr 0x01040000;
capture group default;
};
register TP_CHIPLET_RE_FIR
{
name "EH.TPCHIP.TPC.RFIR";
scomaddr 0x01040001;
capture group default;
};
register TP_CHIPLET_FIR_MASK
{
name "EH.TPCHIP.TPC.FIR_MASK";
scomaddr 0x01040002;
capture type secondary;
capture group default;
};
register TP_CHIPLET_SPA
{
name "EH.TPCHIP.TPC.EPS.FIR.SPATTN";
scomaddr 0x01040004;
capture group default;
};
register TP_CHIPLET_SPA_MASK
{
name "EH.TPCHIP.TPC.EPS.FIR.SPA_MASK";
scomaddr 0x01040007;
capture type secondary;
capture group default;
};
############################################################################
# TP Chiplet LFIR
############################################################################
register TP_LFIR
{
name "EH.TPCHIP.TPC.LOCAL_FIR";
scomaddr 0x0104000a;
reset (&, 0x0104000b);
mask (|, 0x0104000f);
capture group default;
};
register TP_LFIR_AND
{
name "EH.TPCHIP.TPC.LOCAL_FIR_AND";
scomaddr 0x0104000b;
capture type secondary;
capture group never;
};
register TP_LFIR_MASK
{
name "EH.TPCHIP.TPC.EPS.FIR.LOCAL_FIR_MASK";
scomaddr 0x0104000d;
capture type secondary;
capture group default;
};
register TP_LFIR_MASK_AND
{
name "EH.TPCHIP.TPC.EPS.FIR.LOCAL_FIR_MASK_AND";
scomaddr 0x0104000e;
capture group never;
};
register TP_LFIR_MASK_OR
{
name "EH.TPCHIP.TPC.EPS.FIR.LOCAL_FIR_MASK_OR";
scomaddr 0x0104000f;
capture group never;
};
register TP_LFIR_ACT0
{
name "EH.TPCHIP.TPC.EPS.FIR.LOCAL_FIR_ACTION0";
scomaddr 0x01040010;
capture type secondary;
capture group never;
};
register TP_LFIR_ACT1
{
name "EH.TPCHIP.TPC.EPS.FIR.LOCAL_FIR_ACTION1";
scomaddr 0x01040011;
capture type secondary;
capture group never;
};
############################################################################
# TP Chiplet OCCFIR
############################################################################
register OCCFIR
{
name "EH.TPCHIP.OCC.OCI.SCOM.OCC_SCOM_OCCLFIR";
scomaddr 0x01010800;
reset (&, 0x01010801);
mask (|, 0x01010805);
capture group default;
};
register OCCFIR_MASK
{
name "EH.TPCHIP.OCC.OCI.SCOM.OCC_SCOM_OCCLFIRMASK";
scomaddr 0x01010803;
capture type secondary;
capture group default;
};
register OCCFIR_ACT0
{
name "EH.TPCHIP.OCC.OCI.SCOM.OCC_SCOM_OCCLFIRACT0";
scomaddr 0x01010806;
capture type secondary;
capture group default;
};
register OCCFIR_ACT1
{
name "EH.TPCHIP.OCC.OCI.SCOM.OCC_SCOM_OCCLFIRACT1";
scomaddr 0x01010807;
capture type secondary;
capture group default;
};
############################################################################
# TP Chiplet PBAMFIR
############################################################################
register PBAMFIR
{
name "EH.TPCHIP.PIB.LPCM.LPC.SYNC_FIR_REG";
scomaddr 0x01010c00;
reset (&, 0x01010c01);
mask (|, 0x01010c05);
capture group default;
};
register PBAMFIR_MASK
{
name "EH.TPCHIP.PIB.LPCM.LPC.SYNC_FIR_MASK_REG";
scomaddr 0x01010c03;
capture type secondary;
capture group default;
};
register PBAMFIR_ACT0
{
name "EH.TPCHIP.PIB.LPCM.LPC.SYNC_FIR_ACTION0_REG";
scomaddr 0x01010c06;
capture type secondary;
capture group default;
};
register PBAMFIR_ACT1
{
name "EH.TPCHIP.PIB.LPCM.LPC.SYNC_FIR_ACTION1_REG";
scomaddr 0x01010c07;
capture type secondary;
capture group default;
};
############################################################################
# TP Chiplet PMCFIR
############################################################################
register PMCFIR
{
name "EH.TPCHIP.OCC.PMC.PMC_LFIR_ERR_REG";
scomaddr 0x01010840;
reset (&, 0x01010841);
mask (|, 0x01010845);
capture group default;
};
register PMCFIR_MASK
{
name "EH.TPCHIP.OCC.PMC.PMC_LFIR_ERR_MASK_REG";
scomaddr 0x01010843;
capture type secondary;
capture group default;
};
register PMCFIR_ACT0
{
name "EH.TPCHIP.OCC.PMC.PMC_LFIR_ACTION0_REG";
scomaddr 0x01010846;
capture type secondary;
capture group default;
};
register PMCFIR_ACT1
{
name "EH.TPCHIP.OCC.PMC.PMC_LFIR_ACTION1_REG";
scomaddr 0x01010847;
capture type secondary;
capture group default;
};
|
