1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
|
# IBM_PROLOG_BEGIN_TAG
# This is an automatically generated prolog.
#
# $Source: src/usr/diag/prdf/common/plat/pegasus/Membuf_regs_NEST.rule $
#
# IBM CONFIDENTIAL
#
# COPYRIGHT International Business Machines Corp. 2012,2013
#
# p1
#
# Object Code Only (OCO) source materials
# Licensed Internal Code Source Materials
# IBM HostBoot Licensed Internal Code
#
# The source code for this program is not published or otherwise
# divested of its trade secrets, irrespective of what has been
# deposited with the U.S. Copyright Office.
#
# Origin: 30
#
# IBM_PROLOG_END_TAG
############################################################################
# NEST Chiplet Registers
############################################################################
register NEST_CHIPLET_CS_FIR
{
name "TCN.XFIR";
scomaddr 0x02040000;
capture group default;
capture group FirRegs;
};
register NEST_CHIPLET_RE_FIR
{
name "TCN.RFIR";
scomaddr 0x02040001;
capture group default;
capture group FirRegs;
};
register NEST_CHIPLET_FIR_MASK
{
name "TCN.FIR_MASK";
scomaddr 0x02040002;
capture group default;
capture group FirRegs;
};
############################################################################
# NEST Chiplet LFIR
############################################################################
register NEST_LFIR
{
name "TCN.LOCAL_FIR";
scomaddr 0x0204000a;
reset (&, 0x0204000b);
mask (|, 0x0204000f);
capture group default;
capture group FirRegs;
};
register NEST_LFIR_MASK
{
name "TCN.EPS.FIR.LOCAL_FIR_MASK";
scomaddr 0x0204000d;
capture group default;
capture group FirRegs;
};
register NEST_LFIR_ACT0
{
name "TCN.EPS.FIR.LOCAL_FIR_ACTION0";
scomaddr 0x02040010;
capture type secondary;
capture group default;
capture group FirRegs;
capture req nonzero("NEST_LFIR");
};
register NEST_LFIR_ACT1
{
name "TCN.EPS.FIR.LOCAL_FIR_ACTION1";
scomaddr 0x02040011;
capture type secondary;
capture group default;
capture group FirRegs;
capture req nonzero("NEST_LFIR");
};
############################################################################
# NEST Chiplet DMIFIR
############################################################################
register DMIFIR
{
name "DMI.BUSCTL.SCOM.FIR_REG";
scomaddr 0x02010400;
reset (&, 0x02010401);
mask (|, 0x02010405);
capture group default;
capture group FirRegs;
};
register DMIFIR_MASK
{
name "DMI.BUSCTL.SCOM.FIR_MASK_REG";
scomaddr 0x02010403;
capture group default;
capture group FirRegs;
};
register DMIFIR_ACT0
{
name "DMI.BUSCTL.SCOM.FIR_ACTION0_REG";
scomaddr 0x02010406;
capture type secondary;
capture group default;
capture group FirRegs;
capture req nonzero("DMIFIR");
};
register DMIFIR_ACT1
{
name "DMI.BUSCTL.SCOM.FIR_ACTION1_REG";
scomaddr 0x02010407;
capture type secondary;
capture group default;
capture group FirRegs;
capture req nonzero("DMIFIR");
};
############################################################################
# NEST Chiplet MBIFIR
############################################################################
register MBIFIR
{
name "MBU.MBI.MBI.SCOMFIR.MBIFIRQ";
scomaddr 0x02010800;
reset (&, 0x02010801);
mask (|, 0x02010805);
capture group default;
capture group FirRegs;
};
register MBIFIR_MASK
{
name "MBU.MBI.MBI.SCOMFIR.MBIFIRMASK";
scomaddr 0x02010803;
capture group default;
capture group FirRegs;
};
register MBIFIR_ACT0
{
name "MBU.MBI.MBI.SCOMFIR.MBIFIRACT0";
scomaddr 0x02010806;
capture type secondary;
capture group default;
capture group FirRegs;
capture req nonzero("MBIFIR");
};
register MBIFIR_ACT1
{
name "MBU.MBI.MBI.SCOMFIR.MBIFIRACT1";
scomaddr 0x02010807;
capture type secondary;
capture group default;
capture group FirRegs;
capture req nonzero("MBIFIR");
};
############################################################################
# NEST Chiplet MBSFIR
############################################################################
register MBSFIR
{
name "MBU.MBS.MBS_FIR_REG";
scomaddr 0x02011400;
reset (&, 0x02011401);
mask (|, 0x02011405);
capture group default;
capture group FirRegs;
};
register MBSFIR_MASK
{
name "MBU.MBS.MBS_FIR_MASK_REG";
scomaddr 0x02011403;
capture group default;
capture group FirRegs;
};
register MBSFIR_ACT0
{
name "MBU.MBS.MBS_FIR_ACTION0_REG";
scomaddr 0x02011406;
capture type secondary;
capture req nonzero("MBSFIR");
capture group default;
capture group FirRegs;
};
register MBSFIR_ACT1
{
name "MBU.MBS.MBS_FIR_ACTION1_REG";
scomaddr 0x02011407;
capture type secondary;
capture req nonzero("MBSFIR");
capture group default;
capture group FirRegs;
};
############################################################################
# NEST Chiplet MBA0_MBSECCFIR
############################################################################
register MBA0_MBSECCFIR
{
name "MBU.MBS.ECC01.MBECCFIR";
scomaddr 0x02011440;
reset (&, 0x02011441);
mask (|, 0x02011445);
capture group default;
capture group FirRegs;
};
register MBA0_MBSECCFIR_AND
{
name "MBU.MBS.ECC01.MBECCFIR_AND";
scomaddr 0x02011441;
capture group never;
};
register MBA0_MBSECCFIR_MASK
{
name "MBU.MBS.ECC01.MBECCFIR_MASK";
scomaddr 0x02011443;
capture group default;
capture group FirRegs;
};
register MBA0_MBSECCFIR_ACT0
{
name "MBU.MBS.ECC01.MBECCFIR_ACTION0";
scomaddr 0x02011446;
capture type secondary;
capture group default;
capture group FirRegs;
capture req nonzero("MBA0_MBSECCFIR");
};
register MBA0_MBSECCFIR_ACT1
{
name "MBU.MBS.ECC01.MBECCFIR_ACTION1";
scomaddr 0x02011447;
capture type secondary;
capture group default;
capture group FirRegs;
capture req nonzero("MBA0_MBSECCFIR");
};
############################################################################
# NEST Chiplet MBA1_MBSECCFIR
############################################################################
register MBA1_MBSECCFIR
{
name "MBU.MBS.ECC23.MBECCFIR";
scomaddr 0x02011480;
reset (&, 0x02011481);
mask (|, 0x02011485);
capture group default;
capture group FirRegs;
};
register MBA1_MBSECCFIR_AND
{
name "MBU.MBS.ECC23.MBECCFIR_AND";
scomaddr 0x02011481;
capture group never;
};
register MBA1_MBSECCFIR_MASK
{
name "MBU.MBS.ECC23.MBECCFIR_MASK";
scomaddr 0x02011483;
capture group default;
capture group FirRegs;
};
register MBA1_MBSECCFIR_ACT0
{
name "MBU.MBS.ECC23.MBECCFIR_ACTION0";
scomaddr 0x02011486;
capture type secondary;
capture group default;
capture group FirRegs;
capture req nonzero("MBA1_MBSECCFIR");
};
register MBA1_MBSECCFIR_ACT1
{
name "MBU.MBS.ECC23.MBECCFIR_ACTION0";
scomaddr 0x02011487;
capture type secondary;
capture group default;
capture group FirRegs;
capture req nonzero("MBA1_MBSECCFIR");
};
############################################################################
# NEST Chiplet MBA0_MCBISTFIR
############################################################################
register MBA0_MCBISTFIR
{
name "MBU.MBS.MCBISTS01.SCOMFIR.MBSFIRQ";
scomaddr 0x02011600;
reset (&, 0x02011601);
mask (|, 0x02011605);
capture group default;
capture group FirRegs;
};
register MBA0_MCBISTFIR_MASK
{
name "MBU.MBS.MCBISTS01.SCOMFIR.MBSFIRMASK";
scomaddr 0x02011603;
capture group default;
capture group FirRegs;
};
register MBA0_MCBISTFIR_ACT0
{
name "MBU.MBS.MCBISTS01.SCOMFIR.MBSFIRACTION0";
scomaddr 0x02011606;
capture type secondary;
capture group default;
capture group FirRegs;
capture req nonzero("MBA0_MCBISTFIR");
};
register MBA0_MCBISTFIR_ACT1
{
name "MBU.MBS.MCBISTS01.SCOMFIR.MBSFIRACTION1";
scomaddr 0x02011607;
capture type secondary;
capture group default;
capture group FirRegs;
capture req nonzero("MBA0_MCBISTFIR");
};
############################################################################
# NEST Chiplet MBA1_MCBISTFIR
############################################################################
register MBA1_MCBISTFIR
{
name "MBU.MBS.MCBISTS23.SCOMFIR.MBSFIRQ";
scomaddr 0x02011700;
reset (&, 0x02011701);
mask (|, 0x02011705);
capture group default;
capture group FirRegs;
};
register MBA1_MCBISTFIR_MASK
{
name "MBU.MBS.MCBISTS23.SCOMFIR.MBSFIRMASK";
scomaddr 0x02011703;
capture group default;
capture group FirRegs;
};
register MBA1_MCBISTFIR_ACT0
{
name "MBU.MBS.MCBISTS23.SCOMFIR.MBSFIRACTION0";
scomaddr 0x02011706;
capture type secondary;
capture group default;
capture group FirRegs;
capture req nonzero("MBA1_MCBISTFIR");
};
register MBA1_MCBISTFIR_ACT1
{
name "MBU.MBS.MCBISTS23.SCOMFIR.MBSFIRACTION1";
scomaddr 0x02011707;
capture type secondary;
capture group default;
capture group FirRegs;
capture req nonzero("MBA1_MCBISTFIR");
};
############################################################################
# NEST Chiplet NESTFBISTFIR
############################################################################
# FIR not used. Capture for FFDC only.
register NESTFBISTFIR
{
name "FBIST.FBN.FBN_FIR_REG";
scomaddr 0x02010880;
capture group default;
capture group FirRegs;
};
############################################################################
# NEST Chiplet SCACFIR
############################################################################
register SCACFIR
{
name "SCAC.SCAC_LFIR";
scomaddr 0x020115c0;
reset (&, 0x020115c1);
mask (|, 0x020115c5);
capture group default;
capture group FirRegs;
};
register SCACFIR_MASK
{
name "SCAC.SCAC_FIRMASK";
scomaddr 0x020115c3;
capture group default;
capture group FirRegs;
};
register SCACFIR_ACT0
{
name "SCAC.SCAC_FIRACTION0";
scomaddr 0x020115c6;
capture type secondary;
capture group default;
capture group FirRegs;
capture req nonzero("SCACFIR");
};
register SCACFIR_ACT1
{
name "SCAC.SCAC_FIRACTION1";
scomaddr 0x020115c7;
capture type secondary;
capture group default;
capture group FirRegs;
capture req nonzero("SCACFIR");
};
############################################################################
# NEST Chiplet MBSSECUREFIR
############################################################################
# This register is hardwired to channel failure (checkstop) and we cannot
# mask or change the state of the action registers.
register MBSSECUREFIR
{
name "MBU.MBS.ARB.RXLT.MBSSIRQ";
scomaddr 0x0201141e;
reset (&, 0x0201141f);
capture group default;
capture group FirRegs;
};
############################################################################
# Error Report Registers
############################################################################
register NEST_ERROR_STATUS
{
name "TCN.ERROR_STATUS";
scomaddr 0x02030009;
capture group default;
capture group CerrRegs;
};
register MBIERPT
{
name "MBU.MBI.MBI.MBIERPT0";
scomaddr 0x0201080F;
capture group default;
capture group CerrRegs;
};
register MBSCERR1
{
name "MBU.MBS.MBSCERR1Q";
scomaddr 0x02011413;
capture group default;
capture group CerrRegs;
};
register MBSCERR2
{
name "MBU.MBS.MBSCERR2Q";
scomaddr 0x0201142C;
capture group default;
capture group CerrRegs;
};
register MBA0_MBSECCERRPT_0
{
name "MBU.MBS.ECC01.MBSECCERR0";
scomaddr 0x02011466;
capture group default;
capture group CerrRegs;
};
register MBA0_MBSECCERRPT_1
{
name "MBU.MBS.ECC01.MBSECCERR1";
scomaddr 0x02011467;
capture group default;
capture group CerrRegs;
};
register MBA1_MBSECCERRPT_0
{
name "MBU.MBS.ECC23.MBSECCERR0";
scomaddr 0x020114A6;
capture group default;
capture group CerrRegs;
};
register MBA1_MBSECCERRPT_1
{
name "MBU.MBS.ECC23.MBSECCERR1";
scomaddr 0x020114A7;
capture group default;
capture group CerrRegs;
};
register MBA0_MBXERRSTAT
{
name "MBU.MBS.MCBISTS01.SCOMFIR.MBXERRSTATQ";
scomaddr 0x0201168f;
capture group default;
capture group CerrRegs;
};
register MBA1_MBXERRSTAT
{
name "MBU.MBS.MCBISTS23.SCOMFIR.MBXERRSTATQ";
scomaddr 0x0201178f;
capture group default;
capture group CerrRegs;
};
register SENSORCACHEERRPT
{
name "SCAC.SCAC_ERRRPT";
scomaddr 0x020115D4;
capture group default;
capture group CerrRegs;
};
############################################################################
# Memory ECC Error Address Registers
############################################################################
register MBA0_MBNCER
{
name "MBA0: MBS Memory NCE Error Address Register";
scomaddr 0x02011660;
capture group default;
};
register MBA0_MBRCER
{
name "MBA0: MBS Memory RCE Error Address Register";
scomaddr 0x02011661;
capture group default;
};
register MBA0_MBMPER
{
name "MBA0: MBS Memory MPE Error Address Register";
scomaddr 0x02011662;
capture group default;
};
register MBA0_MBUER
{
name "MBA0: MBS Memory UE Error Address Register";
scomaddr 0x02011663;
capture group default;
};
register MBA1_MBNCER
{
name "MBA1: MBS Memory NCE Error Address Register";
scomaddr 0x02011760;
capture group default;
};
register MBA1_MBRCER
{
name "MBA1: MBS Memory RCE Error Address Register";
scomaddr 0x02011761;
capture group default;
};
register MBA1_MBMPER
{
name "MBA1: MBS Memory MPE Error Address Register";
scomaddr 0x02011762;
capture group default;
};
register MBA1_MBUER
{
name "MBA1: MBS Memory UE Error Address Register";
scomaddr 0x02011763;
capture group default;
};
############################################################################
# NEST Chiplet memory maintenance error count registers
############################################################################
register MBA0_MBSEC0
{
name "MBU.MBS.MCBISTS01.SCOMFIR.MBSEC0Q";
scomaddr 0x02011653;
capture group default;
};
register MBA0_MBSEC1
{
name "MBU.MBS.MCBISTS01.SCOMFIR.MBSEC1Q";
scomaddr 0x02011654;
capture group default;
};
register MBA1_MBSEC0
{
name "MBU.MBS.MCBISTS23.SCOMFIR.MBSEC0Q";
scomaddr 0x02011753;
capture group default;
};
register MBA1_MBSEC1
{
name "MBU.MBS.MCBISTS23.SCOMFIR.MBSEC1Q";
scomaddr 0x02011754;
capture group default;
};
############################################################################
# NEST Chiplet memory maintenance threshold control registers
############################################################################
register MBA0_MBSTR
{
name "MBU.MBS.MCBISTS01.SCOMFIR.MBSTRQ";
scomaddr 0x02011655;
capture group default;
};
register MBA1_MBSTR
{
name "MBU.MBS.MCBISTS23.SCOMFIR.MBSTRQ";
scomaddr 0x02011755;
capture group default;
};
############################################################################
# NEST Chiplet memory maintenance symbol error control registers
############################################################################
register MBA0_MBSSYMEC0
{
name "MBU.MBS.MCBISTS01.SCOMFIR.MBSSYMEC0Q";
scomaddr 0x02011656;
capture group default;
};
register MBA0_MBSSYMEC1
{
name "MBU.MBS.MCBISTS01.SCOMFIR.MBSSYMEC1Q";
scomaddr 0x02011657;
capture group default;
};
register MBA0_MBSSYMEC2
{
name "MBU.MBS.MCBISTS01.SCOMFIR.MBSSYMEC2Q";
scomaddr 0x02011658;
capture group default;
};
register MBA0_MBSSYMEC3
{
name "MBU.MBS.MCBISTS01.SCOMFIR.MBSSYMEC3Q";
scomaddr 0x02011659;
capture group default;
};
register MBA0_MBSSYMEC4
{
name "MBU.MBS.MCBISTS01.SCOMFIR.MBSSYMEC4Q";
scomaddr 0x0201165a;
capture group default;
};
register MBA0_MBSSYMEC5
{
name "MBU.MBS.MCBISTS01.SCOMFIR.MBSSYMEC5Q";
scomaddr 0x0201165b;
capture group default;
};
register MBA0_MBSSYMEC6
{
name "MBU.MBS.MCBISTS01.SCOMFIR.MBSSYMEC6Q";
scomaddr 0x0201165c;
capture group default;
};
register MBA0_MBSSYMEC7
{
name "MBU.MBS.MCBISTS01.SCOMFIR.MBSSYMEC7Q";
scomaddr 0x0201165d;
capture group default;
};
register MBA0_MBSSYMEC8
{
name "MBU.MBS.MCBISTS01.SCOMFIR.MBSSYMEC8Q";
scomaddr 0x0201165e;
capture group default;
};
register MBA1_MBSSYMEC0
{
name "MBU.MBS.MCBISTS23.SCOMFIR.MBSSYMEC0Q";
scomaddr 0x02011756;
capture group default;
};
register MBA1_MBSSYMEC1
{
name "MBU.MBS.MCBISTS23.SCOMFIR.MBSSYMEC1Q";
scomaddr 0x02011757;
capture group default;
};
register MBA1_MBSSYMEC2
{
name "MBU.MBS.MCBISTS23.SCOMFIR.MBSSYMEC2Q";
scomaddr 0x02011758;
capture group default;
};
register MBA1_MBSSYMEC3
{
name "MBU.MBS.MCBISTS23.SCOMFIR.MBSSYMEC3Q";
scomaddr 0x02011759;
capture group default;
};
register MBA1_MBSSYMEC4
{
name "MBU.MBS.MCBISTS23.SCOMFIR.MBSSYMEC4Q";
scomaddr 0x0201175a;
capture group default;
};
register MBA1_MBSSYMEC5
{
name "MBU.MBS.MCBISTS23.SCOMFIR.MBSSYMEC5Q";
scomaddr 0x0201175b;
capture group default;
};
register MBA1_MBSSYMEC6
{
name "MBU.MBS.MCBISTS23.SCOMFIR.MBSSYMEC6Q";
scomaddr 0x0201175c;
capture group default;
};
register MBA1_MBSSYMEC7
{
name "MBU.MBS.MCBISTS23.SCOMFIR.MBSSYMEC7Q";
scomaddr 0x0201175d;
capture group default;
};
register MBA1_MBSSYMEC8
{
name "MBU.MBS.MCBISTS23.SCOMFIR.MBSSYMEC8Q";
scomaddr 0x0201175e;
capture group default;
};
############################################################################
# NEST Chiplet memory fetch error vector registers
############################################################################
register MBA0_MBSEVR
{
name "MBU.MBS.MCBISTS01.SCOMFIR.MBSEVRQ";
scomaddr 0x0201165f;
capture group default;
};
register MBA1_MBSEVR
{
name "MBU.MBS.MCBISTS23.SCOMFIR.MBSEVRQ";
scomaddr 0x0201175f;
capture group default;
};
|