summaryrefslogtreecommitdiffstats
path: root/src/usr/diag/prdf/common/plat/p9/p9_common_obus_regs.rule
blob: 461fbc6649bb85979fe6ec1ae3695b3bc6de9e9c (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
# IBM_PROLOG_BEGIN_TAG
# This is an automatically generated prolog.
#
# $Source: src/usr/diag/prdf/common/plat/p9/p9_common_obus_regs.rule $
#
# OpenPOWER HostBoot Project
#
# Contributors Listed Below - COPYRIGHT 2016,2018
# [+] International Business Machines Corp.
#
#
# Licensed under the Apache License, Version 2.0 (the "License");
# you may not use this file except in compliance with the License.
# You may obtain a copy of the License at
#
#     http://www.apache.org/licenses/LICENSE-2.0
#
# Unless required by applicable law or agreed to in writing, software
# distributed under the License is distributed on an "AS IS" BASIS,
# WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or
# implied. See the License for the specific language governing
# permissions and limitations under the License.
#
# IBM_PROLOG_END_TAG

    register IOOLFIR_AND
    {
        name        "P9 chip IOOLFIR atomic AND";
        scomaddr    0x09010801;
        capture     group never;
        access      write_only;
    };

    register IOOLFIR_MASK_OR
    {
        name        "P9 chip IOOLFIR atomic OR";
        scomaddr    0x09010805;
        capture     group never;
        access      write_only;
    };

    register OBUS_ERROR_REG
    {
        name        "OBUS PCB Slave error reg";
        scomaddr    0x090F001F;
        capture     group PllFIRs;
    };

    register OBUS_CONFIG_REG
    {
        name        "OBUS PCB Slave config reg";
        scomaddr    0x090F001E;
        capture     group PllFIRs;
    };

    ############################################################################
    # P9 OBUS target  HDCT additions (open power chkstop analysis)
    ############################################################################

    register PBOLL_LINK0_ERRSTAT
    {
        name        "P9 OBUS target PB OLL Link0 ErrStatus";
        scomaddr    0x09010816;
        capture     group default;
    };

    register PBOLL_LINK1_ERRSTAT
    {
        name        "P9 OBUS target PB OLL Link1 ErrStatus";
        scomaddr    0x09010817;
        capture     group default;
    };

    register LINK_STATUS_REG0
    {
        name        "P9 OBUS target Link0 Quality Status register";
        scomaddr    0x09010826;
        capture     group default;
    };

    register LINK_STATUS_REG1
    {
        name        "P9 OBUS target Link1 Quality Status register";
        scomaddr    0x09010827;
        capture     group default;
    };

    ############################################################################
    # P9 OBUS targets for cable FFDC
    #    One additional reg (IOOLFIR) is in default group
    ############################################################################
    register OLL0_XMITLANE_CTL
    {
        name        "P9 OBUS target OLL LINK0 TRANSMIT LANE CTL";
        scomaddr    0x09010810;
        capture     group smpCableFFDC;
    };

    register OLL1_XMITLANE_CTL
    {
        name        "P9 OBUS target OLL LINK1 TRANSMIT LANE CTL";
        scomaddr    0x09010811;
        capture     group smpCableFFDC;
    };

    register OLL0_RECVLANE_CTL
    {
        name        "P9 OBUS target OLL LINK0 RECEIVE LANE CTL";
        scomaddr    0x09010812;
        capture     group smpCableFFDC;
    };

    register OLL1_RECVLANE_CTL
    {
        name        "P9 OBUS target OLL LINK1 RECEIVE LANE CTL";
        scomaddr    0x09010813;
        capture     group smpCableFFDC;
    };

    register OLL0_INFO_REG
    {
        name        "P9 OBUS target OLL LINK0 INFORMATION REG";
        scomaddr    0x09010814;
        capture     group smpCableFFDC;
    };

    register OLL1_INFO_REG
    {
        name        "P9 OBUS target OLL LINK1 INFORMATION REG";
        scomaddr    0x09010815;
        capture     group smpCableFFDC;
    };

    register OLL0_ERROR_STATUS_REG
    {
        name        "P9 OBUS target OLL LINK0 ERROR STATUS";
        scomaddr    0x09010816;
        capture     group smpCableFFDC;
    };

    register OLL1_ERROR_STATUS_REG
    {
        name        "P9 OBUS target OLL LINK1 ERROR STATUS";
        scomaddr    0x09010817;
        capture     group smpCableFFDC;
    };

    register OLL_REPLAY_THRESHOLD_REG
    {
        name        "P9 OBUS target OLL REPLAY THRESHOLD";
        scomaddr    0x09010818;
        capture     group smpCableFFDC;
    };

    register OLL_SLECC_THRESHOLD_REG
    {
        name        "P9 OBUS target OLL SL ECC THRESHOLD";
        scomaddr    0x09010819;
        capture     group smpCableFFDC;
    };

    register OLL0_SYNDROME_CAP_REG
    {
        name        "P9 OBUS target OLL LINK0 SYNDROME CAPTURE";
        scomaddr    0x09010822;
        capture     group smpCableFFDC;
    };

    register OLL1_SYNDROME_CAP_REG
    {
        name        "P9 OBUS target OLL LINK1 SYNDROME CAPTURE";
        scomaddr    0x09010823;
        capture     group smpCableFFDC;
    };

OpenPOWER on IntegriCloud