summaryrefslogtreecommitdiffstats
path: root/src/usr/diag/prdf/common/framework/config/xspprdAccessPllChip.C
blob: 7560ecb43af5c173954c2d45569404c6afab3cb5 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
/* IBM_PROLOG_BEGIN_TAG                                                   */
/* This is an automatically generated prolog.                             */
/*                                                                        */
/* $Source: src/usr/diag/prdf/common/framework/config/xspprdAccessPllChip.C $ */
/*                                                                        */
/* OpenPOWER HostBoot Project                                             */
/*                                                                        */
/* COPYRIGHT International Business Machines Corp. 2000,2014              */
/*                                                                        */
/* Licensed under the Apache License, Version 2.0 (the "License");        */
/* you may not use this file except in compliance with the License.       */
/* You may obtain a copy of the License at                                */
/*                                                                        */
/*     http://www.apache.org/licenses/LICENSE-2.0                         */
/*                                                                        */
/* Unless required by applicable law or agreed to in writing, software    */
/* distributed under the License is distributed on an "AS IS" BASIS,      */
/* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or        */
/* implied. See the License for the specific language governing           */
/* permissions and limitations under the License.                         */
/*                                                                        */
/* IBM_PROLOG_END_TAG                                                     */

// Module Description **************************************************
//
// Description:
//
// End Module Description **********************************************

//----------------------------------------------------------------------
//  Includes
//----------------------------------------------------------------------
#define xspprdAccessPllChip_C

#include <xspprdAccessPllChip.h>

#if !defined(IIPSCR_H)
#include <iipscr.h>
#endif

#if !defined(PRDFSCANFACILITY_H)
#include <prdfScanFacility.H>
#endif

#include <iipServiceDataCollector.h>

#undef xspprdAccessPllChip_C
//----------------------------------------------------------------------
//  User Types
//----------------------------------------------------------------------

namespace PRDF
{

//----------------------------------------------------------------------
//  Constants
//----------------------------------------------------------------------
const uint32_t PLL_LOCK  = 0x00800003; // Pll status address
const uint32_t PLL_MASK  = 0x0080000C; // Pll Mask/Block reg address
const uint32_t PLL_ID    = 0xeed;
// Pll status bit definitions
const uint32_t PLL0     = 8;
const uint32_t PLL1     = 9;
const uint32_t PLL2     = 10;
const uint32_t PLL3     = 11;
const uint32_t PLLBLK0  = 8;
const uint32_t PLLBLK1  = 9;
const uint32_t PLLBLK2  = 10;
const uint32_t PLLBLK3  = 11;

//----------------------------------------------------------------------
//  Macros
//----------------------------------------------------------------------

//----------------------------------------------------------------------
//  Internal Function Prototypes
//----------------------------------------------------------------------

//----------------------------------------------------------------------
//  Global Variables
//----------------------------------------------------------------------

//---------------------------------------------------------------------
// Member Function Specifications
//---------------------------------------------------------------------

// --------------------------------------------------------------------

bool AccessPllChip::QueryPll(void)
{
  bool hasPll = false;
  SCAN_COMM_REGISTER_CLASS & pll_lock_reg =
    ScanFacility::Access().GetScanCommRegister(GetChipHandle(),PLL_LOCK,64);
  SCAN_COMM_REGISTER_CLASS & pll_mask_reg =
    ScanFacility::Access().GetScanCommRegister(GetChipHandle(),PLL_MASK,64);


  // Read pll_lock register
  int32_t rc = pll_lock_reg.Read();
  pll_mask_reg.Read();

  if (rc == SUCCESS) {
    const BIT_STRING_CLASS * lock = pll_lock_reg.GetBitString();
    const BIT_STRING_CLASS * mask = pll_mask_reg.GetBitString();

    if ( (lock != NULL) && (mask != NULL) ) {
      CPU_WORD senseBits = lock->GetField(PLL0,    4);
      CPU_WORD blockBits = mask->GetField(PLLBLK0, 4);
      if (senseBits & (~blockBits)) hasPll = true;
    }
  }

  return hasPll;
}

// --------------------------------------------------------------------

int32_t AccessPllChip::ClearPll(void)
{
  int32_t rc = SUCCESS;
  SCAN_COMM_REGISTER_CLASS & pll_lock_reg =
    ScanFacility::Access().GetScanCommRegister(GetChipHandle(),PLL_LOCK,64);
//  SCAN_COMM_REGISTER_CLASS & pll_mask_reg =
//    ScanFacility::Access().GetScanCommRegister(GetId(),PLL_MASK,64);

  pll_lock_reg.Read();

  // Need to also clear out status bits
  pll_lock_reg.ClearBit(PLL0);
  pll_lock_reg.ClearBit(PLL1);
  pll_lock_reg.ClearBit(PLL2);
  pll_lock_reg.ClearBit(PLL3);

  rc = pll_lock_reg.Write();

  return rc;
}

// --------------------------------------------------------------------

int32_t AccessPllChip::MaskPll(STEP_CODE_DATA_STRUCT & serviceData)
{
  int32_t rc = SUCCESS;
//  SCAN_COMM_REGISTER_CLASS & pll_lock_reg =
//    ScanFacility::Access().GetScanCommRegister(GetId(),PLL_LOCK,64);
  SCAN_COMM_REGISTER_CLASS & pll_mask_reg =
    ScanFacility::Access().GetScanCommRegister(GetChipHandle(),PLL_MASK,64);


  //Read pll status reg mask to get current state
  pll_mask_reg.Read();

  // Set mask bits for pll
  pll_mask_reg.SetBit(PLLBLK0);
  pll_mask_reg.SetBit(PLLBLK1);
  pll_mask_reg.SetBit(PLLBLK2);
  pll_mask_reg.SetBit(PLLBLK3);

  // Write back to hardware
  rc = pll_mask_reg.Write();

  return rc;
}

// --------------------------------------------------------------------

int32_t AccessPllChip::UnMaskPll(void)
{
  int32_t rc = SUCCESS;
//  SCAN_COMM_REGISTER_CLASS & pll_lock_reg =
//    ScanFacility::Access().GetScanCommRegister(GetId(),PLL_LOCK,64);
  SCAN_COMM_REGISTER_CLASS & pll_mask_reg =
    ScanFacility::Access().GetScanCommRegister(GetChipHandle(),PLL_MASK,64);

  //Read pll status reg mask to get current state
  pll_mask_reg.Read();

  // Set mask bits for pll
  pll_mask_reg.ClearBit(PLLBLK0);
  pll_mask_reg.ClearBit(PLLBLK1);
  pll_mask_reg.ClearBit(PLLBLK2);
  pll_mask_reg.ClearBit(PLLBLK3);

  // Write back to hardware
  rc = pll_mask_reg.Write();

  return rc;
}
// --------------------------------------------------------------------

void AccessPllChip::CapturePll(STEP_CODE_DATA_STRUCT & serviceData)
{
  SCAN_COMM_REGISTER_CLASS & pll_lock_reg =
    ScanFacility::Access().GetScanCommRegister(GetChipHandle(),PLL_LOCK,64);
  (serviceData.service_data->GetCaptureData()).Add(GetChipHandle(), PLL_ID ,pll_lock_reg);
}

} // end namespace PRDF

OpenPOWER on IntegriCloud