1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
|
/* IBM_PROLOG_BEGIN_TAG */
/* This is an automatically generated prolog. */
/* */
/* $Source: src/lib/syscall_mm.C $ */
/* */
/* IBM CONFIDENTIAL */
/* */
/* COPYRIGHT International Business Machines Corp. 2011,2012 */
/* */
/* p1 */
/* */
/* Object Code Only (OCO) source materials */
/* Licensed Internal Code Source Materials */
/* IBM HostBoot Licensed Internal Code */
/* */
/* The source code for this program is not published or otherwise */
/* divested of its trade secrets, irrespective of what has been */
/* deposited with the U.S. Copyright Office. */
/* */
/* Origin: 30 */
/* */
/* IBM_PROLOG_END_TAG */
#include <sys/syscall.h>
#include <sys/mm.h>
#include <arch/ppc.H>
#include <kernel/vmmmgr.H>
using namespace Systemcalls;
/**
* System call to allocate a block of virtual memory within the base segment
*/
int mm_alloc_block(msg_q_t mq,void* va,uint64_t size)
{
return (int64_t)_syscall3(MM_ALLOC_BLOCK, mq, va, (void*)size);
}
/**
* System call to remove page(s) by a specified operation
*/
int mm_remove_pages(PAGE_REMOVAL_OPS i_op, void* i_vaddr, uint64_t i_size)
{
return (int64_t)_syscall3(MM_REMOVE_PAGES, (void*)i_op, i_vaddr,
(void*)i_size);
}
/*
* Call to flush out the instruction cache
* From the PowerPC ISA book II, section 1.8
* Instruction Storage
*/
void mm_icache_invalidate(void * i_addr, size_t i_cpu_word_count)
{
// Make sure 8 byte boundary
uint64_t addr = (uint64_t)i_addr & ~0x7ull;
uint64_t * dest = (uint64_t*)addr;
for(size_t i = 0; i < i_cpu_word_count; i += getCacheLineWords())
{
dcbst(dest);
dest += getCacheLineWords();
}
lwsync();
// According to core design team we only need to do a single icbi,
// since the i-cache is kept coherent with the d-cache. The single
// icbi invalidates the "scoreboard" in the core which, in combination
// with the isync, causes the core to go back out to l2-cache for any
// instructions past this.
icbi(reinterpret_cast<void*>(addr));
isync();
}
/**
* System call update permissions on a page for a given virtual address
*/
int mm_set_permission(void* va, uint64_t size, uint64_t access_type)
{
return (int64_t)_syscall3(MM_SET_PERMISSION, va, (void*)size, (void*)access_type);
}
/**
* System call to return the physical address backing a virtual address
*/
uint64_t mm_virt_to_phys( void* i_vaddr )
{
return (uint64_t) _syscall1(MM_VIRT_TO_PHYS,i_vaddr);
}
/**
* System call to extend Memory to 32Meg.
*/
int mm_extend(MM_EXTEND_SIZE i_size)
{
return (int64_t)_syscall1(MM_EXTEND, reinterpret_cast<void*>(i_size));
}
/**
* System call to create a block of memory at a specific physical address
*/
int mm_linear_map(void *i_paddr, uint64_t i_size)
{
return (int64_t)_syscall2(MM_LINEAR_MAP, i_paddr, (void*)i_size);
}
|
