1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
|
/* IBM_PROLOG_BEGIN_TAG */
/* This is an automatically generated prolog. */
/* */
/* $Source: src/include/usr/isteps/istep10list.H $ */
/* */
/* OpenPOWER HostBoot Project */
/* */
/* Contributors Listed Below - COPYRIGHT 2012,2019 */
/* [+] International Business Machines Corp. */
/* */
/* */
/* Licensed under the Apache License, Version 2.0 (the "License"); */
/* you may not use this file except in compliance with the License. */
/* You may obtain a copy of the License at */
/* */
/* http://www.apache.org/licenses/LICENSE-2.0 */
/* */
/* Unless required by applicable law or agreed to in writing, software */
/* distributed under the License is distributed on an "AS IS" BASIS, */
/* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or */
/* implied. See the License for the specific language governing */
/* permissions and limitations under the License. */
/* */
/* IBM_PROLOG_END_TAG */
#ifndef __ISTEPS_ISTEP10LIST_H
#define __ISTEPS_ISTEP10LIST_H
/**
* @file istep10list.H
*
* Step 10 Hostboot SBE Centaur Init
* IPL FLow Doc v1.07
*
* 10.01 proc_build_smp
* : Integrate P9 Islands into SMP
* 10.02 host_slave_sbe_update
* : Update slave SBE
* 10.03 <empty>
* :
* 10.04 proc_cen_ref_clk_enable
* : Setup centaur ref clocks
* 10.05 proc_enable_osclite
* : Enable Osclite
* 10.06 proc_chiplet_scominit
* : Scom inits to all chiplets (sans Quad)
* 10.07 proc_abus_scominit
* : Apply scom inits to Abus
* 10.08 proc_obus_scominit
* : Apply scom inits to Obus
* 10.09 proc_npu_scominit
* : Apply scom inits to Npu
* 10.10 proc_pcie_scominit
* : Apply scom inits to PCIechiplets
* 10.11 proc_scomoverride_chiplets
* : Apply sequenced scom inits
* 10.12 proc_chiplet_enable_ridi
* : Enable RI/DI chip wide
* 10.13 call_host_rng_bist
* : Trigger Built In Self Test for RNG
* 10.14 host_update_redundant_tpm
* : Update the Alt Master TPM
* Please see the note in initsvcstructs.H for description of
* the ISTEPNAME macro.
*/
#include <initservice/initsvcstructs.H>
#include <initservice/initsvcreasoncodes.H>
// include prototypes file
namespace ISTEP_10
{
/**
* @brief proc_build_smp
*
* param[in,out] - pointer to any arguments, usually NULL
*
* return any errlogs to istep
*
*/
void* call_proc_build_smp( void *io_pArgs );
/**
* @brief host_slave_sbe_update
*
* param[in,out] - pointer to any arguments, usually NULL
*
* return any errlogs to istep
*
*/
void* call_host_slave_sbe_update( void *io_pArgs );
/**
* @brief proc_cen_ref_clk_enable
*
* param[in,out] - pointer to any arguments, usually NULL
*
* return any error logs to istep
*/
void* call_proc_cen_ref_clk_enable(void *io_pArgs);
/**
* @brief proc_enable_osclite
*
* param[in,out] - pointer to any arguments, usually NULL
*
* return any error logs to istep
*
*/
void* call_proc_enable_osclite(void *io_pArgs);
/**
* @brief proc_chiplet_scominit
*
* Apply scom inits to chiplets
*
* param[in,out] - pointer to any arguments, usually NULL
*
* return any error logs to istep
*
*/
void* call_proc_chiplet_scominit( void *io_pArgs );
/**
* @brief proc_abus_scominit
*
* Apply scom inits to Abus
*
* param[in,out] - pointer to any arguments, usually NULL
*
* return any error logs to istep
*
*/
void* call_proc_abus_scominit( void *io_pArgs );
/**
* @brief proc_obus_scominit
*
* Apply scom inits to OBUS
*
* param[in,out] - pointer to any arguments, usually NULL
*
* return any error logs to istep
*/
void* call_proc_obus_scominit( void *io_pArgs );
/**
* @brief proc_npu_scominit
*
* Apply scom inits to NPU
*
* param[in.out] - pointer to any arguments, usually NULL
*
* return any error logs to istep
*/
void* call_proc_npu_scominit( void *io_pArgs );
/**
* @brief proc_pcie_scominit
*
* Apply scom inits to PCIe chiplets
*
* param[in,out] - pointer to any arguments, usually NULL
*
* return any error logs to istep
*
*/
void* call_proc_pcie_scominit( void *io_pArgs );
/**
* @brief proc_scomoverride_chiplets
*
* Apply sequenced scom inits
*
* param[in,out] - pointer to any arguments, usually NULL
*
* return any error logs to istep
*
*/
void* call_proc_scomoverride_chiplets( void *io_pArgs );
/**
* @brief proc_chiplet_enable_ridi
*
* param[in,out] - pointer to any arguments, usually NULL
*
* return any error logs to istep
*
*/
void* call_proc_chiplet_enable_ridi( void *io_pArgs );
/**
* @brief call_host_rng_bist
*
* param[in,out] - pointer to any arguments, usually NULL
*
* return any error logs to istep
*
*/
void* call_host_rng_bist( void *io_pArgs );
/**
* @brief host update redundant tpm
*
* param[in,out] - pointer to any arguments, usually NULL
*
* return any errlogs to istep
*
*/
void* call_host_update_redundant_tpm( void *io_pArgs );
};
namespace INITSERVICE
{
const TaskInfo g_istep10[] = {
{
"", // dummy, index 0
NULL,
{ NONE, EXT_IMAGE, IPL_NOOP, false }
},
{
ISTEPNAME(10,01,"proc_build_smp"),
ISTEP_10::call_proc_build_smp,
{ START_FN, EXT_IMAGE, NORMAL_IPL_OP, true }
},
{
ISTEPNAME(10,02,"host_slave_sbe_update"),
ISTEP_10::call_host_slave_sbe_update,
{ START_FN, EXT_IMAGE, NORMAL_IPL_OP, true }
},
{
"", // empty istep
NULL,
{ NONE, EXT_IMAGE, IPL_NOOP, false }
},
{
ISTEPNAME(10,04,"proc_cen_ref_clk_enable"),
ISTEP_10::call_proc_cen_ref_clk_enable,
{ START_FN, EXT_IMAGE, NORMAL_IPL_OP, false }
},
{
ISTEPNAME(10,05,"proc_enable_osclite"),
ISTEP_10::call_proc_enable_osclite,
{ START_FN, EXT_IMAGE, NORMAL_IPL_OP, false }
},
{
ISTEPNAME(10,06,"proc_chiplet_scominit"),
ISTEP_10::call_proc_chiplet_scominit,
{ START_FN, EXT_IMAGE, NORMAL_IPL_OP, false }
},
{
ISTEPNAME(10,07,"proc_abus_scominit"),
ISTEP_10::call_proc_abus_scominit,
{ START_FN, EXT_IMAGE, NORMAL_IPL_OP, false }
},
{
ISTEPNAME(10,08,"proc_obus_scominit"),
ISTEP_10::call_proc_obus_scominit,
{ START_FN, EXT_IMAGE, NORMAL_IPL_OP, false }
},
{
ISTEPNAME(10,09,"proc_npu_scominit"),
ISTEP_10::call_proc_npu_scominit,
{ START_FN, EXT_IMAGE, NORMAL_IPL_OP, false }
},
{
ISTEPNAME(10,10,"proc_pcie_scominit"),
ISTEP_10::call_proc_pcie_scominit,
{ START_FN, EXT_IMAGE, NORMAL_IPL_OP, false }
},
{
ISTEPNAME(10,11,"proc_scomoverride_chiplets"),
ISTEP_10::call_proc_scomoverride_chiplets,
{ START_FN, EXT_IMAGE, NORMAL_IPL_OP, false }
},
{
ISTEPNAME(10,12,"proc_chiplet_enable_ridi"),
ISTEP_10::call_proc_chiplet_enable_ridi,
{ START_FN, EXT_IMAGE, NORMAL_IPL_OP, false }
},
{
ISTEPNAME(10,13,"host_rng_bist"),
ISTEP_10::call_host_rng_bist,
{ START_FN, EXT_IMAGE, NORMAL_IPL_OP, false }
},
{
ISTEPNAME(10,14,"host_update_redundant_tpm"),
ISTEP_10::call_host_update_redundant_tpm,
{ START_FN, EXT_IMAGE, NORMAL_IPL_OP | MPIPL_OP, true }
},
};
const DepModInfo g_istep10Dependancies = {
{
DEP_LIB(libistep10.so),
DEP_LIB(libisteps_nest.so),
DEP_LIB(libisteps_mss.so),
DEP_LIB(libsbe.so),
DEP_LIB(libnestmemutils.so),
DEP_LIB(libimageprocs.so),
NULL
}
};
const ExtTaskInfo g_istep10TaskList = {
&(g_istep10[0]),
( sizeof(g_istep10)/sizeof(TaskInfo) ),
&g_istep10Dependancies
};
}; // end namespace
#endif
|
