1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
|
/* IBM_PROLOG_BEGIN_TAG */
/* This is an automatically generated prolog. */
/* */
/* $Source: src/include/usr/isteps/istep07list.H $ */
/* */
/* IBM CONFIDENTIAL */
/* */
/* COPYRIGHT International Business Machines Corp. 2012,2014 */
/* */
/* p1 */
/* */
/* Object Code Only (OCO) source materials */
/* Licensed Internal Code Source Materials */
/* IBM HostBoot Licensed Internal Code */
/* */
/* The source code for this program is not published or otherwise */
/* divested of its trade secrets, irrespective of what has been */
/* deposited with the U.S. Copyright Office. */
/* */
/* Origin: 30 */
/* */
/* IBM_PROLOG_END_TAG */
#ifndef __ISTEPS_ISTEP07LIST_H
#define __ISTEPS_ISTEP07LIST_H
/**
* @file istep07list.H
*
* IStep 07 Nest Chiplets
* IPL FLow Doc v1.35 (04/11/13)
*
* 07.1 proc_attr_update
* : Proc attr update
* 07.2 proc_a_x_pci_dmi_pll_initf
* : PLL Initfile for A, X, PCIe, DMI
* 07.3 proc_a_x_pci_dmi_pll_setup
* : Setup PLL for A, X, PCIe, DMI
* 07.4 proc_startclock_chiplets
* : Start clocks on A, X, PCIe chiplets
* 07.5 proc_chiplet_scominit
* : Apply scom inits to chiplets
* 07.6 proc_xbus_scominit
* : Apply scom inits to Xbus
* 07.7 proc_abus_scominit
* : Apply scom inits to Abus
* 07.8 proc_pcie_scominit
* : Apply scom inits to PCIE chiplets
* 07.9 proc_scomoverride_chiplets
* : Apply sequenced scom inits
*
* Please see the note in initsvcstructs.H for description of
* the ISTEPNAME macro.
*
*/
#include <initservice/initsvcstructs.H>
#include <initservice/initsvcreasoncodes.H>
// include prototypes file
#include "../../../usr/hwpf/hwp/nest_chiplets/nest_chiplets.H"
namespace INITSERVICE
{
const TaskInfo g_istep07[] = {
{
"", // dummy, index 0
NULL,
{ NONE, EXT_IMAGE, IPL_NOOP, false }
},
{
ISTEPNAME(07,01,"proc_attr_update"),
NEST_CHIPLETS::call_proc_attr_update,
{ START_FN, EXT_IMAGE, NORMAL_IPL_OP, false }
},
{
ISTEPNAME(07,02,"proc_a_x_pci_dmi_pll_initf"),
NEST_CHIPLETS::call_proc_a_x_pci_dmi_pll_initf,
{ START_FN, EXT_IMAGE, NORMAL_IPL_OP, false }
},
{
ISTEPNAME(07,03,"proc_a_x_pci_dmi_pll_setup"),
NEST_CHIPLETS::call_proc_a_x_pci_dmi_pll_setup,
{ START_FN, EXT_IMAGE, NORMAL_IPL_OP, false }
},
{
ISTEPNAME(07,04,"proc_startclock_chiplets"),
NEST_CHIPLETS::call_proc_startclock_chiplets,
{ START_FN, EXT_IMAGE, NORMAL_IPL_OP, false }
},
{
ISTEPNAME(07,05,"proc_chiplet_scominit"),
NEST_CHIPLETS::call_proc_chiplet_scominit,
{ START_FN, EXT_IMAGE, NORMAL_IPL_OP, false }
},
{
ISTEPNAME(07,06,"proc_xbus_scominit"),
NEST_CHIPLETS::call_proc_xbus_scominit,
{ START_FN, EXT_IMAGE, NORMAL_IPL_OP, false }
},
{
ISTEPNAME(07,07,"proc_abus_scominit"),
NEST_CHIPLETS::call_proc_abus_scominit,
{ START_FN, EXT_IMAGE, NORMAL_IPL_OP, false }
},
{
ISTEPNAME(07,08,"proc_pcie_scominit"),
NEST_CHIPLETS::call_proc_pcie_scominit,
{ START_FN, EXT_IMAGE, NORMAL_IPL_OP, false }
},
{
ISTEPNAME(07,09,"proc_scomoverride_chiplets"),
NEST_CHIPLETS::call_proc_scomoverride_chiplets,
{ START_FN, EXT_IMAGE, NORMAL_IPL_OP, false }
},
};
const DepModInfo g_istep07Dependancies = {
{
DEP_LIB(libnest_chiplets.so),
DEP_LIB(libslave_sbe.so),
NULL
}
};
const ExtTaskInfo g_istep07TaskList = {
&(g_istep07[0]),
( sizeof(g_istep07)/sizeof(TaskInfo) ),
&g_istep07Dependancies
};
}; // end namespace
#endif
|
