1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
|
/* IBM_PROLOG_BEGIN_TAG */
/* This is an automatically generated prolog. */
/* */
/* $Source: src/include/usr/intr/intr_reasoncodes.H $ */
/* */
/* IBM CONFIDENTIAL */
/* */
/* COPYRIGHT International Business Machines Corp. 2011,2013 */
/* */
/* p1 */
/* */
/* Object Code Only (OCO) source materials */
/* Licensed Internal Code Source Materials */
/* IBM HostBoot Licensed Internal Code */
/* */
/* The source code for this program is not published or otherwise */
/* divested of its trade secrets, irrespective of what has been */
/* deposited with the U.S. Copyright Office. */
/* */
/* Origin: 30 */
/* */
/* IBM_PROLOG_END_TAG */
#ifndef INTR_REASONCODES_H
#define INTR_REASONCODES_H
#include <hbotcompid.H>
namespace INTR
{
enum IntrModuleID
{
MOD_INVALID = 0x00, /**< Invalid Module ID */
MOD_INTR_ENABLE = 0x01, /**< intrrp.C : INTR::enableExternalInterrupts */
MOD_INTR_DISABLE = 0x02, /**< intrrp.C : INTR::disableExternalInterrupts */
MOD_INTR_REGISTER = 0x03, /**< intrrp.C : INTR::registerMsgQ */
MOD_INTRRP_CHECKADDRESS = 0x04, /**< intrrp.C : IntrRp::checkAddress */
MOD_INTRRP_REGISTERINTERRUPT = 0x05, /**< intrrp.C : IntrRp::registerInterrupt */
MOD_INTR_ENABLE_PSI_INTR = 0x06, /**< intrrp.C : INTR::enablePsiIntr */
MOD_INTR_INIT_XIVR = 0x07, /**< intrrp.C : INTR::initXIVR */
};
enum IntrReasonCode
{
RC_ALREADY_REGISTERED = INTR_COMP_ID | 0x01,
RC_REGISTRY_NOT_READY = INTR_COMP_ID | 0x02,
RC_RP_NOT_INITIALIZED = INTR_COMP_ID | 0x03,
RC_BAD_VIRTUAL_IO_ADDRESS = INTR_COMP_ID | 0x04,
RC_BAD_ISN = INTR_COMP_ID | 0x05,
RC_PERSISTANT_INTERRUPTS = INTR_COMP_ID | 0x06,
};
};
#endif
|
