1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
|
// IBM_PROLOG_BEGIN_TAG
// This is an automatically generated prolog.
//
// $Source: src/include/sys/mmio.h $
//
// IBM CONFIDENTIAL
//
// COPYRIGHT International Business Machines Corp. 2010 - 2011
//
// p1
//
// Object Code Only (OCO) source materials
// Licensed Internal Code Source Materials
// IBM HostBoot Licensed Internal Code
//
// The source code for this program is not published or other-
// wise divested of its trade secrets, irrespective of what has
// been deposited with the U.S. Copyright Office.
//
// Origin: 30
//
// IBM_PROLOG_END
#ifndef __SYS_MMIO_H
#define __SYS_MMIO_H
#include <stdint.h>
#include <sys/sync.h>
#ifdef __cplusplus
extern "C"
{
#endif
/**
* Sizes used to determine segment block size during map/unmap functions
* within the kernel or user space
*/
enum SEG_DATA_SIZES
{
THIRTYTWO_GB = 0x800000000,
};
/**
* @brief DEPRECATED
*/
void* mmio_map(void* ra, size_t pages);
/**
* @brief DEPRECATED
*/
int mmio_unmap(void* ea, size_t pages);
/**
* @brief System call to map a device into the device segment(2TB)
* @param ra[in] - Void pointer to real address to be mapped in
* @param i_devDataSize[in] - Size of device segment block
* @return void* - Pointer to beginning virtual address, NULL otherwise
*/
void* mmio_dev_map(void *ra, SEG_DATA_SIZES i_devDataSize);
/**
* @brief System call to unmap a device from the device segment(2TB)
* @param ea[in] - Void pointer to effective address
* @return int - 0 for successful unmap, non-zero otherwise
*/
int mmio_dev_unmap(void *ea);
/** @fn mmio_hmer_read()
* @brief Reads and returns protected HMER register.
* @return HMER register value
*/
uint64_t mmio_hmer_read();
/** @fn mmio_hmer_write()
* @brief Writes the protected HMER register.
*
* @param[in] value - The value to write into the HMER.
*/
void mmio_hmer_write(uint64_t value);
/** @enum MMIO_Scratch_Register
* @brief Enumeration of the available scratch registers and their assigned
* purpose.
*
* These enumeration values should be used as the 'which' parameter of
* mmio_scratch_read / mmio_scratch_write.
*
* These values come from the Chip Pervasive Spec.
*
* TODO: Verify that P7/P8 offsets are the same.
*/
enum MMIO_Scratch_Register
{
/** Thread0 Scratch Register - Progress Code / Status. */
MMIO_SCRATCH_PROGRESS_CODE = 0x0,
/** Thread1 Scratch Register - IPL Step Command Register. */
MMIO_SCRATCH_IPLSTEP_COMMAND = 0x8,
/** Thread2 Scratch Register - IPL Step Status Register. */
MMIO_SCRATCH_IPLSTEP_STATUS = 0x10,
/** Thread3 Scratch Register - IPL Step Config Register. */
MMIO_SCRATCH_IPLSTEP_CONFIG = 0x18, // TODO: This one is temporary until
// IPL by steps in configurable in
// PNOR.
};
/** @fn mmio_scratch_read()
* @brief Reads and returns protected SCRATCH register.
*
* @param[in] which - Which SCRATCH register to read (MMIO_Scratch_Register).
* @return Requested SCRATCH register value
*
* @note SCRATCH registers can only be modified from the master processor,
* so this call may have the side effect of migrating your task to
* another core or hardware thread. Beware that any affinity settings
* for the task are ignored by this call.
*/
uint64_t mmio_scratch_read(uint64_t which);
/** @fn mmio_scratch_write()
* @brief Writes the protected SCRATCH register.
*
* @param[in] which - Which SCRATCH register to write (MMIO_Scratch_Register).
* @param[in] value - The value to write into the SCRATCH.
*
* @note SCRATCH registers can only be modified from the master processor,
* so this call may have the side effect of migrating your task to
* another core or hardware thread. Beware that any affinity settings
* for the task are ignored by this call.
*/
void mmio_scratch_write(uint64_t which, uint64_t value);
/** @fn mmio_xscom_mutex()
* @brief Returns the per-CPU mutex for the XSCOM hardware logic.
*
* @pre Task must be pinned to a CPU by task_affinity_pin. Function will
* assert if not met.
*
* @returns The existing mutex for the CPU or creates a new one.
*
* @note The task should only interact with the mutex while protected by an
* affinity pin. If the pin is moved the mutex is no longer
* guaranteed for the CPU the task is executing on.
*/
mutex_t * mmio_xscom_mutex();
#ifdef __cplusplus
}
#endif
#endif
|
