blob: bb9d177ad83e4409309dfbdec8d386c5a4870568 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
|
// IBM_PROLOG_BEGIN_TAG
// This is an automatically generated prolog.
//
// $Source: src/include/sys/misc.h $
//
// IBM CONFIDENTIAL
//
// COPYRIGHT International Business Machines Corp. 2011
//
// p1
//
// Object Code Only (OCO) source materials
// Licensed Internal Code Source Materials
// IBM HostBoot Licensed Internal Code
//
// The source code for this program is not published or other-
// wise divested of its trade secrets, irrespective of what has
// been deposited with the U.S. Copyright Office.
//
// Origin: 30
//
// IBM_PROLOG_END
#ifndef __SYS_MISC_H
#define __SYS_MISC_H
#include <stdint.h>
#ifdef __cplusplus
extern "C"
{
#endif
/** @fn shutdown()
* @brief Shutdown all CPUs (hardware threads)
* @param[in] i_status The status code to post
*/
void shutdown(uint64_t i_status);
/** @enum ProcessorCoreType
* @brief Enumeration of the different supported processor cores.
*/
enum ProcessorCoreType
{
/** Base Power7 */
CORE_POWER7,
/** Power7+ */
CORE_POWER7_PLUS,
/** Power8 "Salerno" (low-end) core */
CORE_POWER8_SALERNO,
/** Power8 "Venice" (high-end) core */
CORE_POWER8_VENICE,
CORE_UNKNOWN,
};
/** @fn cpu_core_type()
* @brief Determine the procesore core type.
*
* @return ProcessorCoreType - Value from enumeration for this core.
*/
ProcessorCoreType cpu_core_type();
/** @fn cpu_dd_level()
* @brief Determine the processor DD level.
*
* @return 1 byte DD level as <major nibble, minor nibble>.
*/
uint8_t cpu_dd_level();
#ifdef __cplusplus
}
#endif
#endif
|
