1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
|
/* IBM_PROLOG_BEGIN_TAG */
/* This is an automatically generated prolog. */
/* */
/* $Source: src/import/generic/memory/lib/spd/rdimm/ddr4/rdimm_raw_cards.C $ */
/* */
/* OpenPOWER HostBoot Project */
/* */
/* Contributors Listed Below - COPYRIGHT 2016,2019 */
/* [+] International Business Machines Corp. */
/* */
/* */
/* Licensed under the Apache License, Version 2.0 (the "License"); */
/* you may not use this file except in compliance with the License. */
/* You may obtain a copy of the License at */
/* */
/* http://www.apache.org/licenses/LICENSE-2.0 */
/* */
/* Unless required by applicable law or agreed to in writing, software */
/* distributed under the License is distributed on an "AS IS" BASIS, */
/* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or */
/* implied. See the License for the specific language governing */
/* permissions and limitations under the License. */
/* */
/* IBM_PROLOG_END_TAG */
///
/// @file raw_cards.C
/// @brief RDIMM raw card data structure
/// Contains RCW settings per raw card rev
///
// *HWP HWP Owner: Andre Marin <aamarin@us.ibm.com>
// *HWP HWP Backup: Stephen Glancy <sglancy@us.ibm.com>
// *HWP Team: Memory
// *HWP Level: 3
// *HWP Consumed by: FSP:HB
// std lib
#include <vector>
// fapi2
#include <fapi2.H>
// mss lib
#include <generic/memory/lib/spd/rdimm/ddr4/rdimm_raw_cards.H>
namespace mss
{
///
/// @brief raw card A1 settings
///
rcw_settings rdimm_rc_a1( 0x02, // RC00 Enable weak drive
0x00); // RC01 Enables all clocks
///
/// @brief raw card A2 settings
///
rcw_settings rdimm_rc_a2( 0x02, // RC00 Enable weak drive
0x00); // RC01 Enables all clocks
///
/// @brief raw card B1 settings
/// @note need to verify, copy from b2, need to verify with b1 annex
///
rcw_settings rdimm_rc_b1( 0x02, // RC00
0x00); // RC01
///
/// @brief raw card B2 settings
///
rcw_settings rdimm_rc_b2( 0x02, // RC00
0x00 ); // RC01
///
/// @brief raw card B3 settings
///
rcw_settings rdimm_rc_b3( 0x02, // RC00
0x00 ); // RC01
///
/// @brief raw card C1 settings
///
rcw_settings rdimm_rc_c1( 0x02, // RC00
0x0C ); // RC01
///
/// @brief raw card C2 settings
/// @note same settings as C1
///
rcw_settings rdimm_rc_c2( 0x02, // RC00
0x0C ); // RC01
///
/// @brief raw card C3 settings
/// @note same settings as C1
///
rcw_settings rdimm_rc_c3( 0x02, // RC00
0x0C ); // RC01
///
/// @brief raw card for custom dimms
///
rcw_settings rdimm_rc_custom( 0x02, // RC00
0x00 ); // RC01
///
/// @brief raw card for NVDIMMs
///
rcw_settings rdimm_rc_nvdimm( 0x00, // RC00
0x00 ); // RC01
///
/// @brief raw card VBU settings
///
rcw_settings rdimm_rc_vbu( 0x02, // RC00
0x00 ); // RC01
///
/// @brief raw card Default settings
///
rcw_settings rdimm_rc_default( 0x00, // RC00
0x00 ); // RC01
namespace rdimm
{
const std::vector< std::pair< uint8_t , rcw_settings> > RAW_CARDS =
{
// I expect this to grow as Warren M. expects us to have
// settings for every raw card that JEDEC puts out. Openpower
// can't break due to a missing raw card...
// Note: This list needs to be kept in numerical order of the raw_card_rev
{raw_card_rev::NVDIMM, rdimm_rc_nvdimm},
{raw_card_rev::A1, rdimm_rc_a1},
{raw_card_rev::B1, rdimm_rc_b1},
{raw_card_rev::C1, rdimm_rc_c1},
{raw_card_rev::VBU, rdimm_rc_vbu},
{raw_card_rev::A2, rdimm_rc_a2},
{raw_card_rev::B2, rdimm_rc_b2},
{raw_card_rev::C2, rdimm_rc_c2},
{raw_card_rev::B3, rdimm_rc_b3},
{raw_card_rev::C3, rdimm_rc_c3},
{raw_card_rev::CUSTOM, rdimm_rc_custom},
};
}// rdimm
}// mss
|
