1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
|
<!-- IBM_PROLOG_BEGIN_TAG -->
<!-- This is an automatically generated prolog. -->
<!-- -->
<!-- $Source: src/import/chips/p9/procedures/xml/error_info/p9_pm_pstate_gpe_init_errors.xml $ -->
<!-- -->
<!-- OpenPOWER HostBoot Project -->
<!-- -->
<!-- Contributors Listed Below - COPYRIGHT 2015,2017 -->
<!-- [+] International Business Machines Corp. -->
<!-- -->
<!-- -->
<!-- Licensed under the Apache License, Version 2.0 (the "License"); -->
<!-- you may not use this file except in compliance with the License. -->
<!-- You may obtain a copy of the License at -->
<!-- -->
<!-- http://www.apache.org/licenses/LICENSE-2.0 -->
<!-- -->
<!-- Unless required by applicable law or agreed to in writing, software -->
<!-- distributed under the License is distributed on an "AS IS" BASIS, -->
<!-- WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or -->
<!-- implied. See the License for the specific language governing -->
<!-- permissions and limitations under the License. -->
<!-- -->
<!-- IBM_PROLOG_END_TAG -->
<!-- Error definitions for p9_pm_pstate_gpe_init procedure -->
<!--
*HWP HWP Owner : Greg Still <stillgs@us.ibm.com>
*HWP Backup Owner : Rahul Batra <rbatra@us.ibm.com>
*HWP FW Owner : Prem S Jha <premjha2@in.ibm.com>
*HWP Team : PM
*HWP Level : 3
*HWP Consumed by : HS
-->
<hwpErrors>
<!-- ******************************************************************** -->
<hwpError>
<rc>RC_PSTATE_GPE_BAD_MODE</rc>
<description>Unknown mode passed to p9_pm_pstate_gpe_init.
</description>
<ffdc>BADMODE</ffdc>
<callout>
<procedure>CODE</procedure>
<priority>HIGH</priority>
</callout>
</hwpError>
<!-- ******************************************************************** -->
<hwpError>
<rc>RC_PSTATE_GPE_INIT_TIMEOUT</rc>
<description> Pstate GPE init timed out while waiting for PGPE Active in OCC
SCRATCH2.
</description>
<ffdc>CHIP</ffdc>
<ffdc>PGPE_BASE_ADDRESS</ffdc>
<ffdc>PGPE_STATE_MODE</ffdc>
<collectRegisterFfdc>
<id>PGPE_FFDC_REGISTERS</id>
<target>CHIP</target>
<targetType>TARGET_TYPE_PROC_CHIP</targetType>
</collectRegisterFfdc>
<collectRegisterFfdc>
<id>PBA_FFDC_BASIC_REGISTERS</id>
<target>CHIP</target>
<targetType>TARGET_TYPE_PROC_CHIP</targetType>
</collectRegisterFfdc>
<collectFfdc>p9_collect_ppe_state, CHIP, PGPE_STATE_MODE, PGPE_BASE_ADDRESS</collectFfdc>
<callout>
<target>CHIP</target>
<priority>LOW</priority>
</callout>
<callout>
<procedure>CODE</procedure>
<priority>HIGH</priority>
</callout>
</hwpError>
<!-- ******************************************************************** -->
<hwpError>
<rc>RC_PSTATE_GPE_INIT_PSTATE_AUTOSTART_TIMEOUT</rc>
<description> Pstate GPE Protocol Auto Start timeout. This is only
used in lab test modes.
</description>
<collectRegisterFfdc>
<id>PGPE_FFDC_REGISTERS</id>
<target>CHIP</target>
<targetType>TARGET_TYPE_PROC_CHIP</targetType>
</collectRegisterFfdc>
<callout>
<procedure>CODE</procedure>
<priority>HIGH</priority>
</callout>
</hwpError>
<!-- ******************************************************************** -->
<hwpError>
<rc>RC_PSTATE_GPE_INIT_DEBUG_HALT</rc>
<description> Pstate GPE init detected a Debug Halt condition. This should only
assert in a development debug environment.
</description>
<ffdc>CHIP</ffdc>
<ffdc>PGPE_BASE_ADDRESS</ffdc>
<ffdc>PGPE_STATE_MODE</ffdc>
<collectRegisterFfdc>
<id>PGPE_FFDC_REGISTERS</id>
<target>CHIP</target>
<targetType>TARGET_TYPE_PROC_CHIP</targetType>
</collectRegisterFfdc>
<collectFfdc>p9_collect_ppe_state, CHIP, PGPE_STATE_MODE, PGPE_BASE_ADDRESS</collectFfdc>
<callout>
<target>CHIP</target>
<priority>LOW</priority>
</callout>
<callout>
<procedure>CODE</procedure>
<priority>HIGH</priority>
</callout>
</hwpError>
<!-- ******************************************************************** -->
<hwpError>
<rc>RC_PSTATE_GPE_RESET_TIMEOUT</rc>
<description> Pstate GPE init timed out while waiting for HALT status in XSR register.
</description>
<ffdc>CHIP</ffdc>
<ffdc>PGPE_BASE_ADDRESS</ffdc>
<ffdc>PGPE_STATE_MODE</ffdc>
<collectRegisterFfdc>
<id>PGPE_FFDC_REGISTERS</id>
<target>CHIP</target>
<targetType>TARGET_TYPE_PROC_CHIP</targetType>
</collectRegisterFfdc>
<collectFfdc>p9_collect_ppe_state, CHIP, PGPE_STATE_MODE, PGPE_BASE_ADDRESS</collectFfdc>
<callout>
<procedure>CODE</procedure>
<priority>LOW</priority>
</callout>
<callout>
<target>CHIP</target>
<priority>HIGH</priority>
</callout>
</hwpError>
<!-- ******************************************************************** -->
<hwpError>
<rc>RC_PSTATE_GPE_PBA_INIT_FAILED</rc>
<description>p9_pm_pba_init failed in PM_INIT mode.
</description>
<ffdc>MODE</ffdc>
<ffdc>CHIP</ffdc>
<callout>
<procedure>CODE</procedure>
<priority>LOW</priority>
</callout>
<callout>
<target>CHIP</target>
<priority>HIGH</priority>
</callout>
<collectRegisterFfdc>
<id>PBA_FFDC_REGISTERS</id>
<target>CHIP</target>
<targetType>TARGET_TYPE_PROC_CHIP</targetType>
</collectRegisterFfdc>
</hwpError>
<!-- ******************************************************************** -->
</hwpErrors>
|
