blob: dcbd18dfa28e87e3f447b30335430d151443bb58 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
|
<!-- IBM_PROLOG_BEGIN_TAG -->
<!-- This is an automatically generated prolog. -->
<!-- -->
<!-- $Source: src/import/chips/p9/procedures/xml/attribute_info/p9a_omi_train.xml $ -->
<!-- -->
<!-- OpenPOWER HostBoot Project -->
<!-- -->
<!-- Contributors Listed Below - COPYRIGHT 2019 -->
<!-- [+] International Business Machines Corp. -->
<!-- -->
<!-- -->
<!-- Licensed under the Apache License, Version 2.0 (the "License"); -->
<!-- you may not use this file except in compliance with the License. -->
<!-- You may obtain a copy of the License at -->
<!-- -->
<!-- http://www.apache.org/licenses/LICENSE-2.0 -->
<!-- -->
<!-- Unless required by applicable law or agreed to in writing, software -->
<!-- distributed under the License is distributed on an "AS IS" BASIS, -->
<!-- WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or -->
<!-- implied. See the License for the specific language governing -->
<!-- permissions and limitations under the License. -->
<!-- -->
<!-- IBM_PROLOG_END_TAG -->
<!-- -->
<!-- @file p9a_omi_train.xml -->
<!-- @brief Attribute xml for p9a_omi_train -->
<!-- -->
<!-- *HWP HWP Owner: Devon Baughen <devon.baughen1@ibm.com> -->
<!-- *HWP HWP Backup: Stephen Glancy <sglancy@us.ibm.com> -->
<!-- *HWP FW Owner: Daniel Crowell <dcrowell@us.ibm.com> -->
<!-- *HWP Team: Memory -->
<!-- *HWP Level: 2 -->
<!-- *HWP Consumed by: FSP:HB -->
<!-- -->
<attributes>
<attribute>
<id>ATTR_OMI_DL_LN_REV_ENABLE</id>
<targetType>TARGET_TYPE_OMI</targetType>
<description>
The DL lane reversible enable bit in DL_CONFIG0_CFG (bit 38)
</description>
<valueType>uint8</valueType>
<enum>
ENABLED = 0x01,
DISABLED = 0x00
</enum>
<default>0x01</default>
<platInit/>
<mssAccessorName>omi_dl_ln_rev_enable</mssAccessorName>
</attribute>
<attribute>
<id>ATTR_OMI_DL_X4_BACKOFF_ENABLE</id>
<targetType>TARGET_TYPE_OMI</targetType>
<description>
The DL half width backoff enable bit in DL_CONFIG0_CFG (bit 47)
</description>
<valueType>uint8</valueType>
<enum>
ENABLED = 0x01,
DISABLED = 0x00
</enum>
<default>0x01</default>
<platInit/>
<mssAccessorName>omi_dl_x4_backoff_enable</mssAccessorName>
</attribute>
<attribute>
<id>ATTR_OMI_DL_PREIPL_PRBS_TIME</id>
<targetType>TARGET_TYPE_OMI</targetType>
<description>
The time to send pre-ipl PRBS in ms.
</description>
<valueType>uint32</valueType>
<default>0x100</default>
<platInit/>
<mssAccessorName>omi_dl_preipl_prbs_time</mssAccessorName>
</attribute>
</attributes>
|
