1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
|
<!-- IBM_PROLOG_BEGIN_TAG -->
<!-- This is an automatically generated prolog. -->
<!-- -->
<!-- $Source: src/import/chips/p9/procedures/xml/attribute_info/p9_io_xbus_attributes.xml $ -->
<!-- -->
<!-- OpenPOWER HostBoot Project -->
<!-- -->
<!-- Contributors Listed Below - COPYRIGHT 2015,2018 -->
<!-- [+] International Business Machines Corp. -->
<!-- -->
<!-- -->
<!-- Licensed under the Apache License, Version 2.0 (the "License"); -->
<!-- you may not use this file except in compliance with the License. -->
<!-- You may obtain a copy of the License at -->
<!-- -->
<!-- http://www.apache.org/licenses/LICENSE-2.0 -->
<!-- -->
<!-- Unless required by applicable law or agreed to in writing, software -->
<!-- distributed under the License is distributed on an "AS IS" BASIS, -->
<!-- WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or -->
<!-- implied. See the License for the specific language governing -->
<!-- permissions and limitations under the License. -->
<!-- -->
<!-- IBM_PROLOG_END_TAG -->
<attributes>
<!-- ********************************************************************** -->
<attribute>
<id>ATTR_IO_XBUS_DCCAL_FLAGS</id>
<targetType>TARGET_TYPE_XBUS</targetType>
<description>
Flags to indicate if rx / tx dccal has been run.
</description>
<valueType>uint8</valueType>
<enum>
NONE = 0x0,
TX = 0x1,
RX = 0x2
</enum>
<initToZero/>
<writeable/>
</attribute>
<!-- ********************************************************************** -->
<attribute>
<id>ATTR_IO_X_DEBUG</id>
<targetType>TARGET_TYPE_XBUS</targetType>
<description>
Indicate if debug data should be taken pre / post linktraining.
</description>
<valueType>uint8</valueType>
<enum>
FALSE = 0x0,
TRUE = 0x1
</enum>
<initToZero/>
<platInit/>
<overrideOnly/>
</attribute>
<!-- ********************************************************************** -->
<attribute>
<id>ATTR_IO_X_MFG_CHK</id>
<targetType>TARGET_TYPE_XBUS</targetType>
<description>
Indicate if manufacturing tests should be taken pre / post linktraining.
</description>
<valueType>uint8</valueType>
<enum>
FALSE = 0x0,
TRUE = 0x1
</enum>
<initToZero/>
<platInit/>
</attribute>
<!-- ********************************************************************** -->
<attribute>
<id>ATTR_IO_X_MFG_MIN_EYE_WIDTH</id>
<targetType>TARGET_TYPE_XBUS</targetType>
<description>
Minimum eye width to allow passing through manufacturing.
</description>
<valueType>uint8</valueType>
<initToZero/>
<platInit/>
</attribute>
<!-- ********************************************************************** -->
<attribute>
<id>ATTR_IO_XBUS_MASTER_MODE</id>
<targetType>TARGET_TYPE_XBUS</targetType>
<description>
Flag to indicate if the target is a master.
</description>
<valueType>uint8</valueType>
<enum>
FALSE = 0x0,
TRUE = 0x1
</enum>
<initToZero/>
<writeable/>
</attribute>
<!-- ********************************************************************** -->
<attribute>
<id>ATTR_IO_XBUS_TX_MARGIN_RATIO</id>
<targetType>TARGET_TYPE_XBUS</targetType>
<description>
Value to select amount of margin to be applied.
</description>
<valueType>uint8</valueType>
<initToZero/>
<platInit/>
</attribute>
<!-- ********************************************************************** -->
<attribute>
<id>ATTR_IO_XBUS_TX_FFE_PRECURSOR</id>
<targetType>TARGET_TYPE_XBUS</targetType>
<description>
Value to select amount of tx ffe precusor to apply.
</description>
<valueType>uint8</valueType>
<initToZero/>
<platInit/>
</attribute>
<!-- ********************************************************************** -->
<attribute>
<id>ATTR_IO_XBUS_CHAN_EQ</id>
<targetType>TARGET_TYPE_XBUS</targetType>
<description>
Alternate settings for short Xbus channels
bit 0 -- Disable RX LTE
bit 1 -- Disable AC BOOST
bit 2 -- Low Gain/Peaking Init Settings
bit 3 -- Lower VGA Gain Target -10%
</description>
<valueType>uint8</valueType>
<enum>
DIS_RX_LTE = 0x01,
DIS_TX_AC_BOOST = 0x02,
LOWER_GAIN_PEAK_INITS = 0x04,
LOWER_VGA_GAIN_TARGET = 0x08
</enum>
<initToZero/>
<platInit/>
</attribute>
<!-- ********************************************************************** -->
<attribute>
<id>ATTR_IO_XBUS_GRP0_PRE_BAD_LANE_DATA</id>
<targetType>TARGET_TYPE_XBUS</targetType>
<description>
Pre-training bad lane data vector. This data is persistant from previous
IPLs so that the interface does not need to re-discover bad lanes.
</description>
<valueType>uint32</valueType>
<initToZero/>
<writeable/>
</attribute>
<!-- ********************************************************************** -->
<attribute>
<id>ATTR_IO_XBUS_GRP1_PRE_BAD_LANE_DATA</id>
<targetType>TARGET_TYPE_XBUS</targetType>
<description>
Pre-training bad lane data vector. This data is persistant from previous
IPLs so that the interface does not need to re-discover bad lanes.
</description>
<valueType>uint32</valueType>
<initToZero/>
<writeable/>
</attribute>
<!-- ********************************************************************** -->
</attributes>
|
