1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
|
/* IBM_PROLOG_BEGIN_TAG */
/* This is an automatically generated prolog. */
/* */
/* $Source: src/import/chips/p9/procedures/hwp/memory/p9_mss_freq.C $ */
/* */
/* OpenPOWER HostBoot Project */
/* */
/* Contributors Listed Below - COPYRIGHT 2015,2016 */
/* [+] International Business Machines Corp. */
/* */
/* */
/* Licensed under the Apache License, Version 2.0 (the "License"); */
/* you may not use this file except in compliance with the License. */
/* You may obtain a copy of the License at */
/* */
/* http://www.apache.org/licenses/LICENSE-2.0 */
/* */
/* Unless required by applicable law or agreed to in writing, software */
/* distributed under the License is distributed on an "AS IS" BASIS, */
/* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or */
/* implied. See the License for the specific language governing */
/* permissions and limitations under the License. */
/* */
/* IBM_PROLOG_END_TAG */
///
/// @file p9_mss_freq.C
/// @brief Calculate and save off DIMM frequencies
///
// *HWP HWP Owner: Andre Marin <aamarin@us.ibm.com>
// *HWP FW Owner: Brian Silver <bsilver@us.ibm.com>
// *HWP Team: Memory
// *HWP Level: 1
// *HWP Consumed by: FSP:HB
//----------------------------------------------------------------------
// Includes
//----------------------------------------------------------------------
#include <cstring>
#include <cstdint>
#include <fapi2.H>
#include <mss.H>
#include <p9_mss_freq.H>
#include <lib/spd/spd_decoder.H>
#include <lib/freq/cas_latency.H>
#include <lib/utils/c_str.H>
#include <lib/freq/cycle_time.H>
#include <lib/utils/find.H>
using fapi2::TARGET_TYPE_MCS;
using fapi2::TARGET_TYPE_MCA;
using fapi2::TARGET_TYPE_DIMM;
using fapi2::FAPI2_RC_SUCCESS;
extern "C"
{
///
/// @brief Calculate and save off DIMM frequencies
/// @param[in] i_target, the controller (e.g., MCS)
/// @return FAPI2_RC_SUCCESS iff ok
///
fapi2::ReturnCode p9_mss_freq( const fapi2::Target<TARGET_TYPE_MCS>& i_target )
{
// Get cached decoder
std::map<uint32_t, std::shared_ptr<mss::spd::decoder> > l_factory_caches;
FAPI_TRY( mss::spd::populate_decoder_caches(i_target, l_factory_caches),
"Failed to populate decoder cache");
{
// instantiation of class that calculates CL algorithm
mss::cas_latency l_cas_latency(i_target, l_factory_caches);
#if 0 // TK - encapsulated functionality left over from p8, how do we tackle this for p9?? -AAM
// left for reference
// TK - Need to add functionality for determining system setting based
// on system drop (e.g. single & dual drop) and configuration.
// How will we determine a system is single or dual drop?
// What will we do if there is dimm mixing?
// How does this affect tck timing ? - AAM
// TK - Need to incorporate code path for overrides
FAPI_TRY(mss::check_for_freq_override(l_target_mcbist,
l_tCKmin),
"Failed check for freq_override()");
#endif
// We set this to a non-0 so we avoid divide-by-zero errors in the conversions which
// go from clocks to time (and vice versa.) We have other bugs if there was really
// no mt/s determined and there really is a DIMM installed, so this is ok.
// We pick the maximum frequency supported by the system as the default.
// TK remove this when we can ask the MRW for the fastest the system supports
uint64_t l_min_dimm_freq = fapi2::ENUM_ATTR_MSS_FREQ_MT2666;
uint64_t l_desired_cas_latency = 0;
if(l_cas_latency.iv_dimm_list_empty)
{
// Cannot fail out for an empty DIMM configuration
// So default values are set
FAPI_INF("DIMM list is empty! Setting default values for CAS latency and DIMM speed.");
}
else
{
uint64_t l_tCKmin = 0;
// Find CAS latency using JEDEC algorithm
l_cas_latency.find_CL(i_target,
l_desired_cas_latency,
l_tCKmin);
// Find dimm transfer speed from selected tCK
l_min_dimm_freq = mss::ps_to_freq(l_tCKmin);
FAPI_INF("DIMM speed from selected tCK: %d", l_min_dimm_freq);
FAPI_TRY(mss::select_supported_freq(l_min_dimm_freq),
"Failed select_supported_freq()");
FAPI_INF("Selected DIMM speed from supported speeds: %d", l_min_dimm_freq);
}// end else
// Set attributes
FAPI_TRY(mss::set_freq_attrs(i_target, l_min_dimm_freq),
"Failed set_freq_attrs()");
FAPI_TRY(mss::set_CL_attr(i_target, l_desired_cas_latency ),
"Failed set_CL_attr()");
FAPI_INF( "Final Chosen Frequency: %d", l_min_dimm_freq);
FAPI_INF( "Final Chosen CL: %d", l_desired_cas_latency);
}
fapi_try_exit:
return fapi2::current_err;
}// p9_mss_freq
}// extern C
|
