1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
|
/* IBM_PROLOG_BEGIN_TAG */
/* This is an automatically generated prolog. */
/* */
/* $Source: src/import/chips/p9/procedures/hwp/io/p9_io_dmi_restore_erepair.C $ */
/* */
/* OpenPOWER HostBoot Project */
/* */
/* Contributors Listed Below - COPYRIGHT 2015,2017 */
/* [+] International Business Machines Corp. */
/* */
/* */
/* Licensed under the Apache License, Version 2.0 (the "License"); */
/* you may not use this file except in compliance with the License. */
/* You may obtain a copy of the License at */
/* */
/* http://www.apache.org/licenses/LICENSE-2.0 */
/* */
/* Unless required by applicable law or agreed to in writing, software */
/* distributed under the License is distributed on an "AS IS" BASIS, */
/* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or */
/* implied. See the License for the specific language governing */
/* permissions and limitations under the License. */
/* */
/* IBM_PROLOG_END_TAG */
///
/// @file p9_io_dmi_restore_erepair.C
/// @brief Restore eRepair.
///----------------------------------------------------------------------------
/// *HWP HWP Owner : Chris Steffen <cwsteffen@us.ibm.com>
/// *HWP HWP Backup Owner : Gary Peterson <garyp@us.ibm.com>
/// *HWP FW Owner : Jamie Knight <rjknight@us.ibm.com>
/// *HWP Team : IO
/// *HWP Level : 3
/// *HWP Consumed by : FSP:HB
///----------------------------------------------------------------------------
///
/// @verbatim
/// High-level procedure flow:
///
/// A HWP that runs Restore eRepair. This procedure should update the
/// bad lane vector and power down the bad lanes.
///
/// Procedure Prereq:
/// - System clocks are running.
///
/// @endverbatim
///----------------------------------------------------------------------------
// ----------------------------------------------------------------------------
// Includes
// ----------------------------------------------------------------------------
#include "p9_io_dmi_restore_erepair.H"
#include "p9_io_scom.H"
#include "p9_io_regs.H"
#include "p9_io_dmi_pdwn_lanes.H"
// ----------------------------------------------------------------------------
// Procedure Function
// ----------------------------------------------------------------------------
fapi2::ReturnCode set_rx_bad_lane_vectors(
const fapi2::Target< fapi2::TARGET_TYPE_DMI >& i_rx_target,
const std::vector< uint8_t >& i_rx_bad_lanes);
/**
* @brief A HWP that runs Restore eRepair. This procedure should update the
* bad lane vector and power down the bad lanes. The rx bad lanes will update
* the bad lane vector of the passed target. The lanes specified in the
* i_rx_bad_lanes and in the i_tx_bad_lanes vectors will be powered down on the
* target that is passed in. Note: This procedure does not power down any
* bad lanes on the connected target.
* @param[in] i_target FAPI2 Target
* @param[in] i_rx_bad_lanes Vector of Rx Bad Lanes
* @param[in] i_tx_bad_lanes Vector of Tx Bad Lanes
* @retval ReturnCode
*/
fapi2::ReturnCode
p9_io_dmi_restore_erepair(
const fapi2::Target< fapi2::TARGET_TYPE_DMI >& i_target,
const std::vector< uint8_t >& i_rx_bad_lanes,
const std::vector< uint8_t >& i_tx_bad_lanes)
{
FAPI_IMP("Entering...");
FAPI_DBG("Rx Bad Lanes Size: %d", i_rx_bad_lanes.size());
FAPI_DBG("Tx Bad Lanes Size: %d", i_tx_bad_lanes.size());
if(!i_rx_bad_lanes.empty())
{
FAPI_TRY(set_rx_bad_lane_vectors(i_target, i_rx_bad_lanes),
"Setting Rx Bad Lane Vectors Failed");
}
// This function will power down the rx & tx lanes specified in the vectors
// on the target that is passed in.
FAPI_EXEC_HWP(fapi2::current_err,
p9_io_dmi_pdwn_lanes,
i_target,
i_rx_bad_lanes,
i_tx_bad_lanes);
fapi_try_exit:
FAPI_IMP("Exiting...");
return fapi2::current_err;
}
/**
* @brief Sets the rx bad lane vector
* @param[in] i_rx_target FAPI2 Rx Target
* @param[in] i_rx_bad_lanes Vector of Bad Lanes
*/
fapi2::ReturnCode set_rx_bad_lane_vectors(
const fapi2::Target< fapi2::TARGET_TYPE_DMI >& i_target,
const std::vector< uint8_t >& i_bad_lanes)
{
FAPI_IMP("Entering...");
const uint8_t GRP3 = 3;
const uint8_t LN0 = 0;
const uint8_t IO_GCR_REG_WIDTH = 16;
uint8_t bad_lane = 0;
uint64_t l_data = 0;
char target_string[fapi2::MAX_ECMD_STRING_LEN];
fapi2::toString(i_target, target_string, fapi2::MAX_ECMD_STRING_LEN);
for(uint8_t index = 0; index < i_bad_lanes.size(); ++index)
{
bad_lane = i_bad_lanes[index];
FAPI_DBG("Setting Bad Lane[%d/%d]:%d Target(%s:g%d)",
index,
i_bad_lanes.size() - 1,
bad_lane,
target_string,
GRP3);
// For each group, the bad lane vector is split up into 2 registers due
// to GCR registers only being 16 bits wide.
if(i_bad_lanes[index] < IO_GCR_REG_WIDTH)
{
FAPI_TRY(io::read(EDIP_RX_LANE_BAD_VEC_0_15, i_target, GRP3, LN0, l_data),
"RMW rx_bad_lane_0_15_reg failed");
l_data |= (0x8000 >> bad_lane);
FAPI_TRY(io::write(EDIP_RX_LANE_BAD_VEC_0_15, i_target, GRP3, LN0, l_data),
"RMW rx_bad_lane_0_15_reg failed");
}
else
{
bad_lane -= IO_GCR_REG_WIDTH;
FAPI_TRY(io::read(EDIP_RX_LANE_BAD_VEC_16_23, i_target, GRP3, LN0, l_data),
"RMW rx_bad_lane_16_23_reg failed");
l_data |= (0x8000 >> bad_lane);
FAPI_TRY(io::write(EDIP_RX_LANE_BAD_VEC_16_23, i_target, GRP3, LN0, l_data),
"RMW rx_bad_lane_16_23_reg failed");
}
}
fapi_try_exit:
FAPI_IMP("Exiting...");
return fapi2::current_err;
}
|
