1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
|
/* IBM_PROLOG_BEGIN_TAG */
/* This is an automatically generated prolog. */
/* */
/* $Source: src/import/chips/p9/procedures/hwp/io/p9_io_dmi_pdwn_lanes.C $ */
/* */
/* OpenPOWER HostBoot Project */
/* */
/* Contributors Listed Below - COPYRIGHT 2015,2017 */
/* [+] International Business Machines Corp. */
/* */
/* */
/* Licensed under the Apache License, Version 2.0 (the "License"); */
/* you may not use this file except in compliance with the License. */
/* You may obtain a copy of the License at */
/* */
/* http://www.apache.org/licenses/LICENSE-2.0 */
/* */
/* Unless required by applicable law or agreed to in writing, software */
/* distributed under the License is distributed on an "AS IS" BASIS, */
/* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or */
/* implied. See the License for the specific language governing */
/* permissions and limitations under the License. */
/* */
/* IBM_PROLOG_END_TAG */
///
/// @file p9_io_dmi_pdwn_lanes.C
/// @brief P9 DMI Power Down Lanes.
///----------------------------------------------------------------------------
/// *HWP HWP Owner : Chris Steffen <cwsteffen@us.ibm.com>
/// *HWP HWP Backup Owner : Gary Peterson <garyp@us.ibm.com>
/// *HWP FW Owner : Jamie Knight <rjknight@us.ibm.com>
/// *HWP Team : IO
/// *HWP Level : 3
/// *HWP Consumed by : FSP:HB
///----------------------------------------------------------------------------
///
/// @verbatim
/// High-level procedure flow:
///
/// A HWP that powers down lanes. This procedure should power down rx lanes,
/// tx lanes, or both rx & tx lanes.
///
/// Procedure Prereq:
/// - System clocks are running.
///
/// @endverbatim
///----------------------------------------------------------------------------
// ----------------------------------------------------------------------------
// Includes
// ----------------------------------------------------------------------------
#include "p9_io_dmi_pdwn_lanes.H"
#include "p9_io_scom.H"
#include "p9_io_regs.H"
// ----------------------------------------------------------------------------
// Procedure Function
// ----------------------------------------------------------------------------
fapi2::ReturnCode rx_pdwn_lanes(
const fapi2::Target< fapi2::TARGET_TYPE_DMI >& i_target,
const std::vector< uint8_t >& i_bad_lanes);
fapi2::ReturnCode tx_pdwn_lanes(
const fapi2::Target< fapi2::TARGET_TYPE_DMI >& i_target,
const std::vector< uint8_t >& i_bad_lanes);
/**
* @brief A HWP that powers down the specified lanes on a given EDI+ DMI
* target. The rx & tx lanes in the vectors will be powered down on the
* given target. Note: This procedure does not power down any lanes on the
* connected target of the link.
* @param[in] i_target FAPI2 Target
* @param[in] i_rx_bad_lanes Vector of Rx Bad Lanes
* @param[in] i_tx_bad_lanes Vector of Tx Bad Lanes
* @retval ReturnCode
*/
fapi2::ReturnCode p9_io_dmi_pdwn_lanes(
const fapi2::Target< fapi2::TARGET_TYPE_DMI >& i_target,
const std::vector< uint8_t >& i_rx_bad_lanes,
const std::vector< uint8_t >& i_tx_bad_lanes)
{
FAPI_IMP("Entering...");
FAPI_DBG("Rx Bad Lanes Size: %d", i_rx_bad_lanes.size());
if(!i_rx_bad_lanes.empty())
{
FAPI_TRY(rx_pdwn_lanes(i_target, i_rx_bad_lanes),
"Rx Power Down Lanes Failed");
}
FAPI_DBG("Tx Bad Lanes Size: %d", i_tx_bad_lanes.size());
if(!i_tx_bad_lanes.empty())
{
FAPI_TRY(tx_pdwn_lanes(i_target, i_tx_bad_lanes),
"Tx Power Down Lanes Failed");
}
fapi_try_exit:
FAPI_IMP("Exiting...");
return fapi2::current_err;
}
/**
* @brief A HWP that powers down the specified lanes on a given EDI+ DMI
* target. The rx lanes in the vector will be powered down on the
* given target. Note: This procedure does not power down any lanes on the
* connected target of the link.
* @param[in] i_target FAPI2 Target
* @param[in] i_bad_lanes Vector of Bad Lanes
* @retval ReturnCode
*/
fapi2::ReturnCode rx_pdwn_lanes(
const fapi2::Target< fapi2::TARGET_TYPE_DMI >& i_target,
const std::vector< uint8_t >& i_bad_lanes)
{
const uint8_t GRP3 = 3;
FAPI_DBG("rx_pdwn_lanes: Enter Size(%d)", i_bad_lanes.size());
char target_string[fapi2::MAX_ECMD_STRING_LEN];
fapi2::toString(i_target, target_string, fapi2::MAX_ECMD_STRING_LEN);
if(!i_bad_lanes.empty())
{
for(uint8_t index = 0; index < i_bad_lanes.size(); ++index)
{
FAPI_DBG("Powering Down Rx Lane[%d/%d]: Target(%s:g%d:l%d)",
index,
i_bad_lanes.size() - 1,
target_string,
GRP3,
i_bad_lanes[index]);
FAPI_TRY(io::rmw(EDIP_RX_LANE_DIG_PDWN, i_target, GRP3, i_bad_lanes[index], 1),
"Failed rmw rx dig pdwn reg");
FAPI_TRY(io::rmw(EDIP_RX_LANE_ANA_PDWN, i_target, GRP3, i_bad_lanes[index], 1),
"Failed rmw rx ana pdwn reg");
}
}
fapi_try_exit:
FAPI_IMP("rx_pdwn_lanes: Exiting.");
return fapi2::current_err;
}
/**
* @brief A HWP that powers down the specified lanes on a given EDI+ DMI
* target. The tx lanes in the vector will be powered down on the
* given target. Note: This procedure does not power down any lanes on the
* connected target of the link.
* @param[in] i_target FAPI2 Target
* @param[in] i_bad_lanes Vector of Bad Lanes
* @retval ReturnCode
*/
fapi2::ReturnCode tx_pdwn_lanes(
const fapi2::Target< fapi2::TARGET_TYPE_DMI >& i_target,
const std::vector< uint8_t >& i_bad_lanes)
{
FAPI_IMP("tx_pdwn_lanes: Enter Size(%d)", i_bad_lanes.size());
const uint8_t GRP3 = 3;
const uint8_t LN0 = 0;
uint8_t l_msbswap = 0;
uint8_t l_end_lane = 0;
uint8_t l_lane = 0;
uint64_t l_data = 0;
char target_string[fapi2::MAX_ECMD_STRING_LEN];
fapi2::toString(i_target, target_string, fapi2::MAX_ECMD_STRING_LEN);
if(!i_bad_lanes.empty())
{
FAPI_TRY(io::read(EDIP_TX_MSBSWAP, i_target, GRP3, LN0, l_data),
"Failed read edip_tx_msbswap");
l_msbswap = io::get(EDIP_TX_MSBSWAP, l_data);
if(l_msbswap == 0x1)
{
FAPI_TRY(io::read(EDIP_TX_END_LANE_ID, i_target, GRP3, LN0, l_data),
"Failed read edip_tx_end_lane_id");
l_end_lane = io::get(EDIP_TX_END_LANE_ID, l_data);
FAPI_DBG("edip_tx_msbswap: tx_end_lane_id(%d).", l_end_lane);
}
for(uint8_t index = 0; index < i_bad_lanes.size(); ++index)
{
l_lane = i_bad_lanes[index];
if(l_msbswap == 0x1)
{
l_lane = l_end_lane - i_bad_lanes[index];
FAPI_DBG("edip_tx_msbswap: tx_end_lane_id(%d) lane(%d -> %d).",
l_end_lane, i_bad_lanes[index], l_lane);
}
FAPI_DBG("Powering Down Tx Lane[%d/%d]: Target(%s:g%d:l%d)",
index,
i_bad_lanes.size() - 1,
target_string,
GRP3,
l_lane);
FAPI_TRY(io::rmw(EDIP_TX_LANE_PDWN, i_target, GRP3, l_lane, 1),
"Failed rmw tx pdwn");
}
}
fapi_try_exit:
FAPI_IMP("tx_pdwn_lanes: Exiting");
return fapi2::current_err;
}
|
