blob: 2eb348df96fcef965d2e07758eaf447f4fedfb5a (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
|
/* IBM_PROLOG_BEGIN_TAG */
/* This is an automatically generated prolog. */
/* */
/* $Source: src/import/chips/ocmb/common/include/pmic_regs_fld.H $ */
/* */
/* OpenPOWER HostBoot Project */
/* */
/* Contributors Listed Below - COPYRIGHT 2019 */
/* [+] International Business Machines Corp. */
/* */
/* */
/* Licensed under the Apache License, Version 2.0 (the "License"); */
/* you may not use this file except in compliance with the License. */
/* You may obtain a copy of the License at */
/* */
/* http://www.apache.org/licenses/LICENSE-2.0 */
/* */
/* Unless required by applicable law or agreed to in writing, software */
/* distributed under the License is distributed on an "AS IS" BASIS, */
/* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or */
/* implied. See the License for the specific language governing */
/* permissions and limitations under the License. */
/* */
/* IBM_PROLOG_END_TAG */
///
/// @file pmic_regs_fld.H
/// @brief PMIC Register Fields
///
// *HWP HWP Owner: Mark Pizzutillo <mark.pizzutillo@ibm.com>
// *HWP HWP Backup: Louis Stermole <stermole@us.ibm.com>
// *HWP Team: Memory
// *HWP Level: 1
// *HWP Consumed by: FSP:HB
#ifndef __PMIC_REGS_FLD__
#define __PMIC_REGS_FLD__
#include <lib/utils/pmic_consts.H>
///
/// @brief Register fields for PMIC devices
/// @class pmicFields
/// @tparam P pmic_product
///
template<mss::pmic::product P>
struct pmicFields;
///
/// @brief Fields for JEDEC_COMPLIANT PMICs
///
template<>
struct pmicFields<mss::pmic::product::JEDEC_COMPLIANT>
{
static constexpr uint8_t R2F_SECURE_MODE = 0x02;
static constexpr uint8_t R32_VR_ENABLE = 0x07;
static constexpr uint8_t PMIC_DEVICE = 0x00;
static constexpr uint8_t SWA_SWB_PHASE_MODE_SELECT = 0x00;
static constexpr uint8_t SWA_VOLTAGE_RANGE = 0x05;
static constexpr uint8_t SWB_VOLTAGE_RANGE = 0x04;
static constexpr uint8_t SWC_VOLTAGE_RANGE = 0x03;
static constexpr uint8_t SWD_VOLTAGE_RANGE = 0x00;
static constexpr uint8_t SEQUENCE_ENABLE = 0x07;
static constexpr uint8_t SEQUENCE_SWA_ENABLE = 0x06;
static constexpr uint8_t SEQUENCE_SWB_ENABLE = 0x05;
static constexpr uint8_t SEQUENCE_SWC_ENABLE = 0x04;
static constexpr uint8_t SEQUENCE_SWD_ENABLE = 0x03;
static constexpr uint8_t VIN_BULK_INPUT_PWR_GOOD_STATUS = 0x07;
static constexpr uint8_t DELAY_FLD_LENGTH = 3;
};
#endif
|
