1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
|
/* IBM_PROLOG_BEGIN_TAG */
/* This is an automatically generated prolog. */
/* */
/* $Source: src/import/chips/centaur/procedures/hwp/perv/cen_tp_chiplet_init1.C $ */
/* */
/* OpenPOWER HostBoot Project */
/* */
/* Contributors Listed Below - COPYRIGHT 2016,2018 */
/* [+] International Business Machines Corp. */
/* */
/* */
/* Licensed under the Apache License, Version 2.0 (the "License"); */
/* you may not use this file except in compliance with the License. */
/* You may obtain a copy of the License at */
/* */
/* http://www.apache.org/licenses/LICENSE-2.0 */
/* */
/* Unless required by applicable law or agreed to in writing, software */
/* distributed under the License is distributed on an "AS IS" BASIS, */
/* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or */
/* implied. See the License for the specific language governing */
/* permissions and limitations under the License. */
/* */
/* IBM_PROLOG_END_TAG */
///
/// @file cen_tp_chiplet_init1.C
/// @brief Centaur Pervasive Init Phase 1 (FAPI2)
///
/// @author Joe McGill <jmcgill@us.ibm.com>
///
//
// *HWP HWP Owner: Joe McGill <jmcgill@us.ibm.com>
// *HWP FW Owner: Thi Tran <thi@us.ibm.com>
// *HWP Team: Perv
// *HWP Level: 2
// *HWP Consumed by: HB
//
//------------------------------------------------------------------------------
// Includes
//------------------------------------------------------------------------------
#include <cen_tp_chiplet_init1.H>
#include <cen_gen_scom_addresses.H>
#include <cen_gen_scom_addresses_fixes.H>
#include <cen_common_funcs.H>
#include <centaur_misc_constants.H>
//------------------------------------------------------------------------------
// Constant Definitions
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
// Function definitions
//------------------------------------------------------------------------------
fapi2::ReturnCode
cen_tp_chiplet_init1(const fapi2::Target<fapi2::TARGET_TYPE_MEMBUF_CHIP>& i_target)
{
FAPI_DBG("Start");
fapi2::buffer<uint32_t> l_cfam_status_data = CFAM_STATUS_RESET_DATA;
fapi2::buffer<uint32_t> l_fsi_gp3_data = CFAM_FSI_GP3_RESET_DATA;
fapi2::buffer<uint32_t> l_fsi_gp4_data = CFAM_FSI_GP4_RESET_DATA;
fapi2::buffer<uint32_t> l_perv_gp3_data = PERV_GP3_RESET_DATA;
fapi2::Target<fapi2::TARGET_TYPE_SYSTEM> FAPI_SYSTEM;
fapi2::ATTR_CEN_DMI_REFCLOCK_RCVR_TERM_Type l_dmi_refclock_term;
fapi2::ATTR_CEN_DDR_REFCLOCK_RCVR_TERM_Type l_ddr_refclock_term;
uint8_t l_centaurLevelIsSupported = 0;
// Verify that this Centaur level is supported
FAPI_TRY(FAPI_ATTR_GET(fapi2::ATTR_CEN_CENTAUR_EC_FEATURE_SUPPORTED, i_target,
l_centaurLevelIsSupported));
FAPI_ASSERT(l_centaurLevelIsSupported,
fapi2::CEN_CHIP_LEVEL_NOT_SUPPORTED_ERR()
.set_TARGET(i_target),
"Centaur EC level is not supported ( < 2.0 )!");
FAPI_DBG("Fix PIBABORT during warmstart via MAILBOX");
FAPI_TRY(fapi2::putCfamRegister(i_target, CEN_STATUS_ROX, l_cfam_status_data),
"Error from putCfamRegister (CEN_STATUS_ROX)");
FAPI_TRY(fapi2::putCfamRegister(i_target, CEN_RESET_WO, l_cfam_status_data),
"Error from putCfamRegister (CEN_RESET_WO)");
// initialize FSI GP registers
FAPI_DBG("Initialize FSI GP Registers");
FAPI_TRY(fapi2::putCfamRegister(i_target, CEN_FSIGP3, l_fsi_gp3_data),
"Error from putCfamRegister (CEN_FSIGP3, init)");
// insert customized refclock termination attribute data
FAPI_TRY(FAPI_ATTR_GET(fapi2::ATTR_CEN_DMI_REFCLOCK_RCVR_TERM, FAPI_SYSTEM, l_dmi_refclock_term),
"Error from FAPI_ATTR_GET (ATTR_CEN_DMI_REFCLOCK_RCVR_TERM)");
FAPI_TRY(FAPI_ATTR_GET(fapi2::ATTR_CEN_DDR_REFCLOCK_RCVR_TERM, FAPI_SYSTEM, l_ddr_refclock_term),
"Error from FAPI_ATTR_GET (ATTR_CEN_DDR_REFCLOCK_RCVR_TERM)");
l_fsi_gp4_data.insertFromRight<8, 2>(l_dmi_refclock_term & 0x3);
l_fsi_gp4_data.insertFromRight<10, 2>(l_ddr_refclock_term & 0x3);
FAPI_TRY(fapi2::putCfamRegister(i_target, CEN_FSIGP4, l_fsi_gp4_data),
"Error from putCfamRegister (CEN_FSIGP4, init)");
FAPI_TRY(fapi2::putCfamRegister(i_target, CEN_FSIGP5, CFAM_FSI_GP5_RESET_DATA),
"Error from putCfamRegister (CEN_FSIGP5, init)");
FAPI_TRY(fapi2::putCfamRegister(i_target, CEN_FSIGP6, CFAM_FSI_GP6_RESET_DATA),
"Error from putCfamRegister (CEN_FSIGP6, init)");
FAPI_TRY(fapi2::putCfamRegister(i_target, CEN_FSIGP7, CFAM_FSI_GP7_RESET_DATA),
"Error from putCfamRegister (CEN_FSIGP7, init)");
// initialze Pervasive GP3 register
FAPI_DBG("Initialize Pervasive GP3 Register");
FAPI_TRY(fapi2::putCfamRegister(i_target, CEN_PERV_GP3, l_perv_gp3_data),
"Error from putCfamRegister (CEN_PERV_GP3, init");
// drop fences, check VDD
FAPI_DBG("Drop VDD2VIO fence");
l_fsi_gp3_data.clearBit<27>();
FAPI_TRY(fapi2::putCfamRegister(i_target, CEN_FSIGP3, l_fsi_gp3_data),
"Error from putCfamRegister (CEN_FSIGP3, drop VDD2VIO fence)");
FAPI_DBG("Drop FSI Fence2");
l_fsi_gp3_data.clearBit<23>();
FAPI_TRY(fapi2::putCfamRegister(i_target, CEN_FSIGP3, l_fsi_gp3_data),
"Error from putCfamRegister (CEN_FSIGP3, drop FSI Fence2)");
FAPI_DBG("Check VDD indicator");
FAPI_TRY(fapi2::getCfamRegister(i_target, CEN_STATUS_ROX, l_cfam_status_data),
"Error from getCfamRegister (CEN_STATUS_ROX)");
FAPI_ASSERT(l_cfam_status_data.getBit<16>(),
fapi2::CEN_TP_CHIPLET_INIT1_VDD_SENSE_ERR()
.set_TARGET(i_target)
.set_CEN_STATUS_ROX_reg(l_cfam_status_data),
"FSI Status indicates VDD power is OFF!");
FAPI_DBG("Set PLL output enable");
l_fsi_gp3_data.setBit<29>();
FAPI_TRY(fapi2::putCfamRegister(i_target, CEN_FSIGP3, l_fsi_gp3_data),
"Error from putCfamRegister (CEN_FSIGP3, set PLL output enable");
FAPI_DBG("Switch DIV24 into run mode");
l_fsi_gp4_data.clearBit<16>();
FAPI_TRY(fapi2::putCfamRegister(i_target, CEN_FSIGP4, l_fsi_gp4_data),
"Error from putCfamRegister (CEN_FSIGP4, DIV24 run mode)");
FAPI_DBG("Release Pervasive Chiplet endpoint reset");
l_perv_gp3_data.clearBit<1>();
FAPI_TRY(fapi2::putCfamRegister(i_target, CEN_PERV_GP3, l_perv_gp3_data),
"Error from putCfamRegister (CEN_PERV_GP3, release endpoint reset");
FAPI_DBG("Set PLL test enable");
l_fsi_gp4_data.setBit<24>();
FAPI_TRY(fapi2::putCfamRegister(i_target, CEN_FSIGP4, l_fsi_gp4_data),
"Error from putCfamRegister (CEN_FSIGP4, PLL test enable)");
FAPI_DBG("Assert Pervasive Chiplet endpoint reset");
l_perv_gp3_data.setBit<1>();
FAPI_TRY(fapi2::putCfamRegister(i_target, CEN_PERV_GP3, l_perv_gp3_data),
"Error from putCfamRegister (CEN_PERV_GP3, set endpoint reset");
FAPI_DBG("Start VITL clocks in Pervasive Chiplet");
l_perv_gp3_data.clearBit<16>();
FAPI_TRY(fapi2::putCfamRegister(i_target, CEN_PERV_GP3, l_perv_gp3_data),
"Error from putCfamRegister (CEN_PERV_GP3, start VITL clocks");
FAPI_DBG("Release Pervasive Chiplet endpoint reset");
l_perv_gp3_data.clearBit<1>();
FAPI_TRY(fapi2::putCfamRegister(i_target, CEN_PERV_GP3, l_perv_gp3_data),
"Error from putCfamRegister (CEN_PERV_GP3, release endpoint reset");
FAPI_DBG("Release PCB reset");
l_fsi_gp3_data.clearBit<22>();
FAPI_TRY(fapi2::putCfamRegister(i_target, CEN_FSIGP3, l_fsi_gp3_data),
"Error from putCfamRegister (CEN_FSIGP3, release PCB reset");
FAPI_DBG("Set Pervasive Chiplet enable");
l_perv_gp3_data.setBit<0>();
FAPI_TRY(fapi2::putCfamRegister(i_target, CEN_PERV_GP3, l_perv_gp3_data),
"Error from putCfamRegister (CEN_PERV_GP3, chiplet enable");
FAPI_DBG("Drop FSI Fence4");
l_fsi_gp3_data.clearBit<25>();
FAPI_TRY(fapi2::putCfamRegister(i_target, CEN_FSIGP3, l_fsi_gp3_data),
"Error from putCfamRegister (CEN_FSIGP3, drop FSI Fence4)");
FAPI_DBG("Drop Pervasive Chiplet fence");
l_perv_gp3_data.clearBit<18>();
FAPI_TRY(fapi2::putCfamRegister(i_target, CEN_PERV_GP3, l_perv_gp3_data),
"Error from putCfamRegister (CEN_PERV_GP3, drop chiplet fence");
FAPI_DBG("Drop FSI Fence3");
l_fsi_gp3_data.clearBit<24>();
FAPI_TRY(fapi2::putCfamRegister(i_target, CEN_FSIGP3, l_fsi_gp3_data),
"Error from putCfamRegister (CEN_FSIGP3, drop FSI Fence3)");
// scan0 PLL GPTR ring
FAPI_DBG("Scan0 TP PLL GPTR ring");
FAPI_TRY(cen_scan0_module(i_target, SCAN_CHIPLET_TP, SCAN_TP_PLL_REGIONS, SCAN_REGION_TP_PLL_GPTR),
"Error from cen_scan0_module (scan0 PLL GPTR ring)");
// scan0 PLL BNDY/FUNC rings
FAPI_DBG("Scan0 TP PLL BNDY/FUNC rings");
FAPI_TRY(cen_scan0_module(i_target, SCAN_CHIPLET_TP, SCAN_TP_PLL_REGIONS, SCAN_REGION_TP_PLL_BNDY_FUNC),
"Error from cen_scan0_module (scan0 PLL BNDY/FUNC ring)");
fapi_try_exit:
FAPI_DBG("End");
return fapi2::current_err;
}
|
