1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
|
--- p9c_b0414a_1815.act 2018-06-12 10:14:12.909859250 -0500
+++ p9c_thi.act 2018-06-12 13:02:18.161771375 -0500
@@ -2301,19 +2301,34 @@
# IOVALID XBUS/OBUS
################################################################################################
CAUSE_EFFECT {
- LABEL=[XBUS IOVALID Link Update]
- WATCH=[REG(0x06000019)]
- CAUSE: TARGET=[REG(0x06000019)] OP=[AND,ON,BUF,MASK] DATA=[LITERAL(64,0x0FC00000 0x00000000)] MASK=[LITERAL(64,0x0FC00000 0x00000000)]
+ LABEL=[XBUS0 IOVALID DL/TL trained]
+ WATCH=[REG(0x0601180B)]
+ CAUSE: TARGET=[REG(0x0601180B)] OP=[BIT,ON] BIT=[1] # XBUS 0, XBUS_LL0_IOEL_CONTROL reg, LINK0_STARTUP bit
+ CAUSE: TARGET=[REG(0x0601180B)] OP=[BIT,ON] BIT=[33] # XBUS 0, XBUS_LL0_IOEL_CONTROL reg, LINK1_STARTUP bit
EFFECT: TARGET=[REG(0x06011800)] OP=[BIT,ON] BIT=[0] # XBUS 0 L0 DL TRAINED
EFFECT: TARGET=[REG(0x06011800)] OP=[BIT,ON] BIT=[1] # XBUS L1 DL TRAINED
- EFFECT: TARGET=[REG(0x06011C00)] OP=[BIT,ON] BIT=[0] # XBUS 1 L0 DL TRAINED
- EFFECT: TARGET=[REG(0x06011C00)] OP=[BIT,ON] BIT=[1] # XBUS L1 DL TRAINED
- EFFECT: TARGET=[REG(0x06012000)] OP=[BIT,ON] BIT=[0] # XBUS 2 L0 DL TRAINED
- EFFECT: TARGET=[REG(0x06012000)] OP=[BIT,ON] BIT=[1] # XBUS L1 DL TRAINED
EFFECT: TARGET=[REG(0x05013400)] OP=[BIT,ON] BIT=[0] # XBUS 0 FMR00 TL TRAINED
EFFECT: TARGET=[REG(0x05013400)] OP=[BIT,ON] BIT=[1] # XBUS FMR01 TL TRAINED
+}
+
+CAUSE_EFFECT {
+ LABEL=[XBUS1 IOVALID DL/TL trained]
+ WATCH=[REG(0x06011C0B)]
+ CAUSE: TARGET=[REG(0x06011C0B)] OP=[BIT,ON] BIT=[1] # XBUS 1, XBUS_LL1_IOEL_CONTROL reg, LINK0_STARTUP bit
+ CAUSE: TARGET=[REG(0x06011C0B)] OP=[BIT,ON] BIT=[33] # XBUS 1, XBUS_LL1_IOEL_CONTROL reg, LINK1_STARTUP bit
+ EFFECT: TARGET=[REG(0x06011C00)] OP=[BIT,ON] BIT=[0] # XBUS 1 L0 DL TRAINED
+ EFFECT: TARGET=[REG(0x06011C00)] OP=[BIT,ON] BIT=[1] # XBUS L1 DL TRAINED
EFFECT: TARGET=[REG(0x05013400)] OP=[BIT,ON] BIT=[2] # XBUS 1 FMR02 TL TRAINED
EFFECT: TARGET=[REG(0x05013400)] OP=[BIT,ON] BIT=[3] # XBUS FMR03 TL TRAINED
+}
+
+CAUSE_EFFECT {
+ LABEL=[XBUS2 IOVALID DL/TL trained]
+ WATCH=[REG(0x0601200B)]
+ CAUSE: TARGET=[REG(0x0601200B)] OP=[BIT,ON] BIT=[1] # XBUS 2, XBUS_LL2_IOEL_CONTROL reg, LINK0_STARTUP bit
+ CAUSE: TARGET=[REG(0x0601200B)] OP=[BIT,ON] BIT=[33] # XBUS 2, XBUS_LL2_IOEL_CONTROL reg, LINK1_STARTUP bit
+ EFFECT: TARGET=[REG(0x06012000)] OP=[BIT,ON] BIT=[0] # XBUS 2 L0 DL TRAINED
+ EFFECT: TARGET=[REG(0x06012000)] OP=[BIT,ON] BIT=[1] # XBUS L1 DL TRAINED
EFFECT: TARGET=[REG(0x05013400)] OP=[BIT,ON] BIT=[4] # XBUS 2 FMR04 TL TRAINED
EFFECT: TARGET=[REG(0x05013400)] OP=[BIT,ON] BIT=[5] # XBUS FMR05 TL TRAINED
}
|
