summaryrefslogtreecommitdiffstats
path: root/src
Commit message (Expand)AuthorAgeFilesLines
* Add interfaces for HDAT to fetch new dataDan Crowell2016-10-168-2/+229
* Remove workaround for MSS_MRW_POWER_CONTROL_REQUESTEDDan Crowell2016-10-161-2/+1
* Changes to limit DLL cal on spare DP8, stop CSS before startingBrian Silver2016-10-1610-145/+219
* Update Obus InitfileChris Steffen2016-10-161-0/+45
* io scom fixChris Steffen2016-10-161-0/+5
* p9_quad_power_off.C fix for chip unit posRaja Das2016-10-161-9/+7
* Add empty files for training fir setupBrian Silver2016-10-162-0/+48
* Remove print statement when skipping hap handlerDan Crowell2016-10-141-2/+2
* Replace hardcoded values in genHwsvMrw script with real MRW valuescrgeddes2016-10-142-11/+53
* Fix I2C_BUS_DIVDan Crowell2016-10-142-3/+4
* io wrapper updates & obus scominit fixChris Steffen2016-10-143-61/+65
* hcode_image_build support: Added member to CHIPLET_DATA struct toClaus Michael Olsen2016-10-141-19/+39
* Xbus FixesChris Steffen2016-10-143-334/+209
* Cleanup: Minor cleanup in p9_ring_identification.HClaus Michael Olsen2016-10-141-1/+0
* TOR API support for 12 EX instance rings in tor_get_block_of_rings whenClaus Michael Olsen2016-10-141-0/+6
* p9_fbc_eff_config_aggregate -- fix aggregate config typo, account for pump modeJoe McGill2016-10-131-9/+16
* Add FW/Cronus VPD integrationAndre Marin2016-10-133-100/+112
* Add pre-reqs for new Simics Memory configDan Crowell2016-10-131-0/+1
* HWP L2 delivery for p9_update_security_ctrlSantosh Balasubramanian2016-10-132-1/+15
* HW388878 VCS workaroundJoe McGill2016-10-131-3/+3
* Change CTLE processing to not be off-by-oneBrian Silver2016-10-131-41/+57
* Functions for Accessing SI Control RegistersChris Yan2016-10-132-17/+17
* PM:Added an EQ sub-section for restoration of SCOM registers of scope quad.Prem Shanker Jha2016-10-134-16/+15
* Adding support to setup INT BAR registersJenny Huynh2016-10-134-2/+474
* Add no variable tracking to initfile procedures to imporve build timePrachi Gupta2016-10-121-0/+1
* Fix paranthesis syntax in scom initfilesPrachi Gupta2016-10-121-342/+607
* Update xbus/obus procedures with the latest initCompiler changesPrachi Gupta2016-10-121-375/+2472
* io xbus/obus initfile updateChris Steffen2016-10-121-6346/+3473
* I/O Obus Scom Initfile CheckinChris Steffen2016-10-122-0/+7626
* Add openpower conditional to sbfw directory in hbDistributeMatt Ploetz2016-10-121-1/+2
* Undo Simics SCOM error workaroundThi Tran2016-10-121-31/+0
* Remove unnecessary include path to error_info directory in istep14Prachi Gupta2016-10-121-1/+0
* Sync VPO targetting to Simics, remove override from vpo pnorDean Sanner2016-10-123-37/+142
* Set default PEC ATTR values for simDean Sanner2016-10-122-0/+312
* MDIA: Fix addTimeoutFFDCCaleb Palmer2016-10-122-85/+134
* I/O Obus Scom Initfile CheckinChris Steffen2016-10-121-0/+45
* Enable Host interface run_commandCorey Swenson2016-10-124-4/+189
* Save away mbox scratch regs before usingDean Sanner2016-10-126-94/+73
* Changes for PHY zctl, bb lock, force_mclk_lowBrian Silver2016-10-125-37/+114
* Disabling cfg_late_rd_mode in fabric initfileJenny Huynh2016-10-121-2/+2
* Fixing IAR address to get 32 bits of data - p9_extract_sbe_rcSoma BhanuTej2016-10-121-1/+2
* Clearing SB MSG register before cbs startSrinivas Naga2016-10-121-0/+5
* Implemented mss_power_curve attr decoderJacob Harvey2016-10-123-5/+71
* Cache HWP: DD1 VCS WorkaroundYue Du2016-10-122-1/+40
* Change chip to unsecure always for DD1 chipsSoma BhanuTej2016-10-123-2/+39
* DD2 updates:p9_sbe_arrayinit,p9_sbe_tp_arrayinitAnusha Reddy Rangareddygari2016-10-121-19/+1
* Fixing error with DMA writes because of scope being LN not groupCHRISTINA L. GRAVES2016-10-121-0/+6
* Set engine lock to HOST before PPC405 startSangeetha T S2016-10-121-0/+8
* adjust n3_fure address to match engd update (removal of bridge)Joe McGill2016-10-121-1/+1
* CME and SGPE fix for istep15 16Amit Kumar2016-10-121-1/+1
OpenPOWER on IntegriCloud