summaryrefslogtreecommitdiffstats
path: root/src/usr/isteps/istep14/call_proc_exit_cache_contained.C
Commit message (Expand)AuthorAgeFilesLines
* Disable memory mirroring in simics temporarilySwathi Madhuri Bhattiprolu2018-05-151-1/+17
* Secure Boot: Implement Centaur SCOM cacheNick Bofferding2018-05-081-1/+23
* Set Memory Enabled Bit for all Procs with Valid MemoryBill Hoffa2018-02-061-10/+39
* Expand Hostboot to 64MBDan Crowell2018-01-151-4/+4
* Secure Boot: Blacklist: Init PSI bridge BAR and FSP BAR properly for securityNick Bofferding2017-11-301-34/+0
* Increase max hostboot memory to 48 MBNick Bofferding2017-08-311-3/+3
* Add check for minimum hardware in proc_exit_cache_containedRoland Veloz2017-06-091-5/+31
* Terminate IPL if no memory configured behind master procDan Crowell2017-04-211-24/+54
* Fixing a bunch of orphaned TODO commentsDan Crowell2016-11-071-5/+0
* Remove Memory expansion and TOD hack from call_proc_exit_cache_containedcrgeddes2016-09-071-108/+25
* Add P9 vpo build config, config compile and extra traces for debugPrachi Gupta2016-06-061-1/+2
* Run TOD workaround for multi-chipAndrew Geissler2016-05-161-26/+39
* Istep 14 Infrastructure and memory attribute additioncrgeddes2016-05-061-19/+35
* P9 PSIHB Base Interrupt SupportBill Hoffa2016-03-301-6/+7
* Update constants and comments for P9 PIR formatDan Crowell2016-02-291-4/+4
* Hack in Simple TOD init for P9 and setup PSI BARsDean Sanner2016-02-191-0/+71
* P9 - Fake trigger for memory expansionMarty Gloff2015-12-111-2/+66
* P9 Isteps: Created directory structure for istep 14 wrappersPrachi Gupta2015-12-111-0/+282
OpenPOWER on IntegriCloud