summaryrefslogtreecommitdiffstats
path: root/src/import/chips
Commit message (Expand)AuthorAgeFilesLines
* apply HW423589 option1 (MCD disable) workaround for p9n DD2.1Joe McGill2018-12-176-50/+44
* PGPE: WOV Attributes (1/3)Rahul Batra2018-12-172-0/+368
* Self Save: Fixed bugs pertaining to SPR self save.Prem Shanker Jha2018-12-148-35/+191
* Adds MRD coarseStephen Glancy2018-12-143-5/+10
* Adds LRDIMM MWD fine training stepLi Meng2018-12-143-3/+10
* Enable Nimbus DD23 risk levelsJenny Huynh2018-12-141-10/+100
* Axone updates to p9_extract_sbe_rcSoma BhanuTej2018-12-142-22/+108
* Adds LRDIMM MWD coarse training stepLi Meng2018-12-134-85/+50
* Creates LRDIMM mrep/dwl calibration recorder classLi Meng2018-12-132-0/+15
* SMF: Defined new attribute to store unsecure HOMER's base address.Prem Shanker Jha2018-12-071-0/+16
* Re-used loader_data section to pibmem repair scom data for AxoneRaja Das2018-12-071-22/+22
* Creates LRDIMM fine calibration recorder classStephen Glancy2018-12-051-4/+8
* Adds LRDIMM MRD - DRAM to buffer RD calibrationStephen Glancy2018-12-053-87/+10
* Move MSS volt attr setters to generic folderLouis Stermole2018-12-046-174/+140
* Adds error logging features to LRDIMM DWLStephen Glancy2018-11-301-0/+23
* Adding p9a_ocmb_enableBen Gass2018-11-301-0/+12
* Adds LRDIMM helper functionsStephen Glancy2018-11-301-0/+4
* Adds CCS ODT helper commandsStephen Glancy2018-11-301-0/+62
* Adds LRDIMM DWL training stepStephen Glancy2018-11-295-93/+100
* Add header file to keep track of Chip IDsDan Crowell2018-11-271-0/+111
* PM: Checks for PGPE/SGPE Region in PPMR/QPMR(4/4)Rahul Batra2018-11-271-0/+38
* Add exp_draminit and fix data_structs constantsAndre Marin2018-11-275-0/+281
* Rename exp_phy_init to exp_draminit_utilsAndre Marin2018-11-272-0/+48
* Add empty files needed for draminit, eases HB mirroringAndre Marin2018-11-271-0/+24
* Rename exp procedures files to match FW docAndre Marin2018-11-272-0/+48
* Fixes set_pba_mode to use proper F0BC1x valuesStephen Glancy2018-11-212-9/+21
* Add empty files for porting mss_volt to genericLouis Stermole2018-11-211-0/+24
* Add exp_draminit and fix data_structs constantsAndre Marin2018-11-216-16/+73
* Adding omi_init procedures.Ben Gass2018-11-2022-78/+2504
* Update setup_fw_boot_config() to read out actual values from attributesAlvin Wang2018-11-151-4/+8
* Updates PBA to use RCW's to issue BCW'sStephen Glancy2018-11-154-3/+85
* SW449387 - Removed Centaur Bad Lane voting disable and CRC tallyAdam Hale2018-11-092-35/+4
* Updates LRDIMM code to utilize board swizzlingStephen Glancy2018-11-092-29/+240
* Tune xbus packet_delay_limit for various systemsJenny Huynh2018-11-091-3/+3
* HW471413 Aggressive Uncle: disable ERAT thread sharingJenny Huynh2018-11-081-5/+12
* Fixes LRDIMM eff_config bugsStephen Glancy2018-11-0512-173/+1634
* Add exp_i2c_scom driver that will be consumed by HB/SBE platformsChristian Geddes2018-11-056-102/+484
* PM: Handled SCOM failures while determining unit availability.Prem Shanker Jha2018-11-052-7/+59
* Fix RCD parity errors in p9c row repairLouis Stermole2018-11-053-11/+13
* P9: Disable Maint Address Mode After Self-Refresh Exit on NVDIMMTsung Yeung2018-11-022-0/+35
* Adding callout/deconfig/gard information on some Centaur init errors.Thi Tran2018-11-0215-24/+250
* Add sensor cache read as an explorer inband commandRyan King2018-11-021-0/+50
* Added common explorer FW data structuresAndre Marin2018-11-021-0/+514
* Add explorer data structures empty file for HB mirroringAndre Marin2018-11-021-0/+24
* Explorer registers and fields generated from devBen Gass2018-11-022-0/+8412
* Adds p9a chip directory structureStephen Glancy2018-11-022-0/+48
* PM:Fill SGPE/PGPE regions fields in QPMR/PPMR(3/4)Rahul Batra2018-11-011-2/+0
* Adjust MI/MCC p9a scom translation for PB scomsBen Gass2018-10-311-5/+5
* Adding Axone register header files.Ben Gass2018-10-3112-0/+292242
* PM: Fixed handling of CME LFIR mask during PM complex reset.Prem Shanker Jha2018-10-312-11/+13
OpenPOWER on IntegriCloud