index
:
talos-hostboot
04-15-2018
04-16-2019
04-19-2018
04-30-2018
05-14-2018
05-21-2018
06-04-2018
06-18-2018
07-25-2019
master
Talos™ II hostboot sources
Raptor Computing Systems
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
src
/
import
/
chips
/
p9
/
procedures
/
hwp
/
nest
Commit message (
Expand
)
Author
Age
Files
Lines
*
MCA,MCBIST,MCS (all files in one, no 2 part thing anymore)
Shelton Leung
2016-07-05
1
-35
/
+15
*
p9_npu_scominit -- L2 delivery to invoke initfile
Joe McGill
2016-07-01
3
-43
/
+32
*
p9_htm_setup (L2) - Part 2: HTM setup/reset/start
Thi Tran
2016-07-01
13
-89
/
+2140
*
p9_htm_setup (L2) - Part 1: New files to be mirrored to HB
Thi Tran
2016-06-14
11
-1147
/
+320
*
Attribute Review - Nest
Thi Tran
2016-06-13
2
-31
/
+30
*
Changes in ecc data fixing so reading and writing works
CHRISTINA L. GRAVES
2016-06-09
2
-6
/
+32
*
Translate logical mca regisers in mcs chiplet as mca target type
Ben Gass
2016-06-01
1
-0
/
+39
*
p9_scomoverride_chiplets -- remove workaround for HW354978
Joe McGill
2016-05-24
1
-30
/
+0
*
L2 - Fabric updates for multi-chip support
Joe McGill
2016-05-24
5
-0
/
+192
*
ADU: Support PMISC NHTM control operations
Thi Tran
2016-05-20
3
-17
/
+43
*
Fix HB build failure and incorrect HWP level lable
Thi Tran
2016-05-19
3
-2
/
+3
*
Changing error messages to save SBE space
CHRISTINA L. GRAVES
2016-05-18
1
-33
/
+2
*
L2 - Fabric updates for multi-chip support
Joe McGill
2016-05-18
6
-1945
/
+602
*
Per Sachin's request for SBE code I changed FAPI_INF traces to FAPI_DBG
CHRISTINA L. GRAVES
2016-05-18
1
-2
/
+2
*
Fix for run_ipl for Josh
CHRISTINA L. GRAVES
2016-05-18
1
-10
/
+0
*
Change CL DMA read ttype value to 6 instead of 3
CHRISTINA L. GRAVES
2016-05-18
1
-1
/
+1
*
Remove chiplet null check in p9_build_smp_fbc_nohp.C
Thi Tran
2016-05-18
1
-22
/
+25
*
L2 - p9_build_smp HWPs
Thi Tran
2016-05-18
9
-164
/
+3405
*
Fix all incorrect copyright prologs
Stephen Cprek
2016-05-18
2
-2
/
+2
*
Fix for data not being written correctly and for an error Dean saw
CHRISTINA L. GRAVES
2016-05-18
1
-28
/
+21
*
p9_adu_access and p9_adu_setup L2 procedures
CHRISTINA L. GRAVES
2016-05-18
3
-0
/
+949
*
L2 - Fabric updates for multi-chip support
Joe McGill
2016-05-13
12
-1425
/
+926
*
change epsilon attribute definitions from arrays to scalars
Joe McGill
2016-05-12
1
-7
/
+13
*
L2 HWPs - p9_throttle_sync
Thi Tran
2016-05-06
1
-12
/
+9
*
L2 HWPs - p9_throttle_sync
Thi Tran
2016-05-06
1
-0
/
+44
*
L2 - Fabric updates for multi-chip support
Joe McGill
2016-05-05
7
-0
/
+1843
*
p9_mss_setup_bars L2 -- use vector in place of map
Joe McGill
2016-05-04
1
-18
/
+11
*
Add relative position functions
Brian Silver
2016-04-22
6
-8
/
+6
*
L2 p9_pcie_scominit -- correct CPLT_CONF1 WOR_CLEAR usage
Joe McGill
2016-04-21
1
-4
/
+4
*
L2 HWPs - p9_throttle_sync
Thi Tran
2016-04-21
2
-41
/
+212
*
Bootloader needs to dcbz the cache before using it
Marty Gloff
2016-03-29
1
-1
/
+2
*
Adding in the exception vector
CHRISTINA L. GRAVES
2016-03-29
1
-0
/
+55
*
PCIE phase1/phase2 initialization procedure.
Gou Peng Fei
2016-03-28
3
-5
/
+592
*
L2 HWPs - Fix TODOs in p9_mss_eff_grouping HWP
Thi Tran
2016-03-14
4
-305
/
+55
*
L2 HWPs - p9_mss_setup_bars
Thi Tran
2016-03-10
2
-165
/
+1064
*
L2 - p9_mss_eff_grouping HWP (p9_opt_memmap)
Thi Tran
2016-03-01
4
-1822
/
+2080
*
p9_scomoverride_chiplets - drop O,X,PCI syncclk_muxsel for HW354978
Joe McGill
2016-03-01
1
-4
/
+33
*
L2 HWPs -- p9_smp_link_layer and p9_fab_iovalid
Joe McGill
2016-02-26
7
-29
/
+427
*
L2 - p9_build_smp HWPs
Thi Tran
2016-02-26
3
-41
/
+1236
*
L2 for psi scom init
CHRISTINA L. GRAVES
2016-02-22
2
-7
/
+7
*
Checking in change of HWP level from 1 to 2
Joshua Hannan
2016-02-22
1
-2
/
+2
*
Remove duplicate set of fabric topology attributes
Joe McGill
2016-02-22
1
-5
/
+5
*
Fix all incorrect copyright prologs
Stephen Cprek
2016-02-19
11
-11
/
+11
*
p9_exit_cache_contained procedure (Level 2)
Thi Tran
2016-02-19
2
-14
/
+33
*
Updates for p9_revert_sbe_mcs_setup, p9_sbe_mcs_setup (Level 2)
Joe McGill
2016-02-19
5
-58
/
+429
*
p9_chiplet_scominit Level 1
Michael Dye
2016-02-19
3
-0
/
+134
*
p9_htm_setup procedure (Level 1)
Thi Tran
2016-02-19
6
-0
/
+1439
*
p9_setup_bars L1 delivery
Joe McGill
2016-02-19
3
-0
/
+162
*
p9_psi_scominit procedure (Level 1)
Thi Tran
2016-02-19
3
-0
/
+158
*
p9_mss_setup_bars procedure (Level 1)
Thi Tran
2016-02-19
3
-0
/
+334
[next]