summaryrefslogtreecommitdiffstats
path: root/src/import/chips/p9/procedures/hwp/memory
Commit message (Expand)AuthorAgeFilesLines
...
* p9_mss_draminit_mc -- run with no_inversion in simJoe McGill2016-05-041-1/+4
* Update PDA_ENABLE_OVERRIDE programming for DDRPHY_PC_CONFIG0Joe McGill2016-05-041-1/+2
* Change PHY PC, RC and DP16 register blocks to functional APIBrian Silver2016-05-048-615/+625
* Change PHY APB register block to functional APIBrian Silver2016-05-043-219/+222
* Modify mss_volt. Add eff_config/attr_settersJacob Harvey2016-05-043-16/+90
* Fix CCS program port assignment for western MCBrian Silver2016-05-041-2/+2
* Add 8Gb DRAM supportBrian Silver2016-05-032-15/+22
* Change c_str to remove prototype template mechanismBrian Silver2016-05-033-169/+29
* Add L2 p9_mss_scrubBrian Silver2016-04-258-2251/+208
* Modify spd decoder API to hold its own SPD data, fix dependiciesAndre Marin2016-04-225-1387/+1118
* Modify freq & dep. files. Add cas latency & unit testsAndre Marin2016-04-227-446/+398
* Update attribute accessor description processingBrian Silver2016-04-221-3588/+1950
* Change include paths in memory/lib, testsBrian Silver2016-04-221-1950/+3588
* Add relative position functionsBrian Silver2016-04-227-44/+104
* updates for memory integrationJoe McGill2016-04-222-3/+32
* Add count_dimmBrian Silver2016-04-211-0/+56
* Change include paths in memory/lib, testsBrian Silver2016-04-2134-109/+119
* Add relative position functionsBrian Silver2016-04-212-28/+29
* Change attribute accessor description processingBrian Silver2016-04-211-3588/+1950
* Change mss_attribute_accessors.H processing to checkin after generationBrian Silver2016-04-211-0/+37465
* Change PHY WC register block to functional APIBrian Silver2016-04-211-283/+316
* Change draminit_mc to run ECC mode not compare modeBrian Silver2016-04-211-6/+2
* Change draminit_mc mcbist subtest to perform compares rather than ECCBrian Silver2016-04-212-1/+12
* Add count_dimmBrian Silver2016-04-212-3/+12
* Change the mcbist draminit_mc timeout to be based on the address rangeBrian Silver2016-04-011-1/+7
* Change draminit_mc mcbist subtest to perform compares rather than ECCBrian Silver2016-04-012-11/+83
* Add spd cache, fix unit tests, and eff_config prototypeAndre Marin2016-04-014-217/+272
* Fix error in training by removing inline specifiersBrian Silver2016-04-011-6/+6
* Change comments, return code for mcbist 2 port testingBrian Silver2016-04-011-0/+2
* Add address::get_mrank_range(), get_srank_range()Brian Silver2016-04-011-53/+130
* Add dp16 io tx dll/vreg configBrian Silver2016-04-014-89/+237
* Add phy control error checking, clean up dp16, apbBrian Silver2016-04-017-296/+559
* Add vpd_decode, remove fake_vpd scaffoldBrian Silver2016-04-011-0/+1657
* Add mss throttle files L1Andre Marin2016-04-011-11/+11
* Change procedure include pathsBrian Silver2016-04-011-5/+5
* Add ability to disable port fails for trainingBrian Silver2016-04-011-0/+24
* Change address translation registers to account for MCA odd portsBrian Silver2016-04-011-3/+11
* Add initial FIR checking for APB interfaceBrian Silver2016-04-012-0/+395
* Add physical/mcbist address classBrian Silver2016-04-011-0/+282
* Change DIMM_SIZE from 8 bits to 32 bitsBrian Silver2016-04-012-2/+2
* Modify spd_decoder, eff_config, unit tests. Modify dependent filesAndre Marin2016-04-019-2853/+5036
* Add support for checking PC errors on initial calBrian Silver2016-04-011-1/+30
* Add eff_memory_size APIBrian Silver2016-04-012-0/+113
* Fix mcbist control register; was config registerBrian Silver2016-04-011-1/+1
* Change WC to follow the new register block patternBrian Silver2016-04-014-190/+445
* Change read control API to match desired design, add design docBrian Silver2016-04-012-11/+32
* Change WRCLK_PR so that we don't trash the sim initsBrian Silver2016-04-011-2/+4
* Change RC_CONFIG2 for sim settings (BL8)Brian Silver2016-04-011-22/+23
* Add mcbist L2 functionBrian Silver2016-04-019-84/+1557
* Fixed doxygen errors and typosJacob Harvey2016-04-0131-529/+526
OpenPOWER on IntegriCloud