summaryrefslogtreecommitdiffstats
path: root/src/import/chips/p9/procedures/hwp/memory/p9_mss_draminit_training.C
Commit message (Expand)AuthorAgeFilesLines
* Fixed WR VREF settings bugStephen Glancy2017-01-041-0/+1
* Add Memory Subsystem FIR supportBrian Silver2016-12-081-1/+6
* Added WR VREF latch commandStephen Glancy2016-11-041-1/+1
* Change bad bit processing to process bad bit attributesBrian Silver2016-10-311-0/+21
* Add disabled bit processing for DDR PHY initial calibrationBrian Silver2016-10-191-2/+21
* Changes to limit DLL cal on spare DP8, stop CSS before startingBrian Silver2016-10-161-9/+6
* Add register API for PHY Rank Pair registersLouis Stermole2016-09-201-1/+1
* Change SEQ timings, SEQ ODT, WC config and DQS polarityBrian Silver2016-09-121-5/+0
* Add implementation of ATTR_MSS_MRW_PERIODIC_MEMCAL_MODE_OPTIONSBrian Silver2016-08-171-2/+3
* Update prologs of mirrored files to apache licenseStephen Cprek2016-08-051-8/+14
* Change procedures to support unpopulated MCBrian Silver2016-07-131-0/+9
* Update error handling for IPL proceduresBrian Silver2016-06-101-35/+1
* Add eff_config functionality needed for RIT, fix cas_latency bug & attr filesAndre Marin2016-05-191-2/+2
* Change PHY PC, RC and DP16 register blocks to functional APIBrian Silver2016-05-041-1/+1
* Change draminit_mc mcbist subtest to perform compares rather than ECCBrian Silver2016-04-211-1/+4
* Add phy control error checking, clean up dp16, apbBrian Silver2016-03-221-1/+1
* Change procedure include pathsBrian Silver2016-03-181-1/+1
* Add ability to disable port fails for trainingBrian Silver2016-03-181-0/+4
* Add p9_mss_dump_regs wrapper, remove from proceduresBrian Silver2016-03-141-2/+0
* Change WC to follow the new register block patternBrian Silver2016-03-021-7/+0
* Add dump_regs for PHY registersBrian Silver2016-02-221-2/+2
* Change polling to include probes, add granular training controlsBrian Silver2016-02-221-10/+49
* Add PHY RC class, update setup cal for 2D wc/rcBrian Silver2016-02-221-1/+0
* Changes related to model 31, attr changes for sim latenciesBrian Silver2016-02-221-1/+3
* Added mss::get/putScomBrian Silver2016-02-221-3/+3
* Initial commit of memory subsystemBrian Silver2016-02-221-3/+129
* Include .H files in their respective C files to avoid compilation errorPrachi Gupta2016-02-191-0/+1
* Change Memory L1 proceduresBrian Silver2016-02-191-0/+48
OpenPOWER on IntegriCloud