summaryrefslogtreecommitdiffstats
path: root/src/import/chips/p9/procedures/hwp/memory/lib/eff_config/timing.H
Commit message (Expand)AuthorAgeFilesLines
* Revert "Adds self time refresh entry and exit helper functions"Daniel M. Crowell2018-03-161-50/+0
* Adds self time refresh entry and exit helper functionsTsung Yeung2018-02-241-0/+50
* Fixes tDLLK timing for 2666Stephen Glancy2018-02-241-3/+32
* Fix tWLDQSEN and IPW_WR_WR timing parameters for MSS trainingLouis Stermole2017-11-211-11/+42
* Update HPW Level for MSS API libraryAndre Marin2017-11-011-1/+1
* Fix order of sequence for register control words, and CKE levelsAndre Marin2017-09-051-0/+10
* Fixes RCW timing in draminitStephen Glancy2017-06-201-1/+22
* Fix tREFI calculation to use MRW REFRESH REQUEST RATE as opposed to TEMP RANGEAndre Marin2017-06-141-6/+6
* L3 RAS for draminit_training, eff_config, libJacob Harvey2017-06-111-10/+10
* Fixing tfaw and trrd calculationsJacob Harvey2017-03-231-297/+4
* Move find API to share among memory controllersAndre Marin2017-03-221-1/+1
* Update mss_eff_config to L3Jacob Harvey2017-03-161-41/+171
* Add read cmd, precharge all cmd, and read cmd CCS instruction and unit testsAndre Marin2017-01-031-0/+10
* Add DDR4 data buffer control words (BCWs) infrastructure & UT's.Andre Marin2016-12-061-0/+10
* Add to the scom blastah unit testsBrian Silver2016-12-051-0/+3
* Added WR VREF latch commandStephen Glancy2016-11-041-0/+28
* Fixed CL and timing bugs, unit test augmentationsStephen Glancy2016-10-311-59/+893
* Change WR_CNTR_FW valuesBrian Silver2016-09-251-0/+40
* Add SEQ timing parameters, DP16 RD Diag config 5 initsBrian Silver2016-09-141-0/+36
* Change SEQ timings, SEQ ODT, WC config and DQS polarityBrian Silver2016-09-121-1/+2
* Change PHY to use GPO, RLO, WLO from VPDBrian Silver2016-09-081-11/+33
* Changes related to PHY register reviewBrian Silver2016-09-031-0/+201
* Fix eff_config, remove custom_dimmJacob Harvey2016-08-301-12/+26
* Remove eff_config hardcoded values, mirroring, trfc_dlr, & modify ut'sAndre Marin2016-08-251-0/+11
* Fix tREFI bug for eff_config, add and fix existing unit testsAndre Marin2016-08-061-41/+38
* Update prologs of mirrored files to apache licenseStephen Cprek2016-08-051-8/+14
* Add eff_config functionality needed for RIT, fix cas_latency bug & attr filesAndre Marin2016-05-191-5/+3
* Fix throttle procedure & MSS attribute clean upAndre Marin2016-05-121-18/+37
* Modify freq & dep. files. Add cas latency & unit testsAndre Marin2016-04-221-177/+6
* Change include paths in memory/lib, testsBrian Silver2016-04-211-3/+5
* Modify spd_decoder, eff_config, unit tests. Modify dependent filesAndre Marin2016-04-011-0/+293
OpenPOWER on IntegriCloud