summaryrefslogtreecommitdiffstats
path: root/src/import/chips/p9/procedures/hwp/memory/lib/dimm/eff_dimm.C
Commit message (Expand)AuthorAgeFilesLines
* Updates RCW's attributes for quad encoded CS modeStephen Glancy2019-04-161-7/+60
* Updates LRDIMM dual drop SI settingsStephen Glancy2019-04-161-90/+38
* Add p9a_mss_freq procedureLouis Stermole2019-04-151-0/+1
* Fix duplicate symbol errors from DEFAULT_MC_TYPELouis Stermole2019-04-051-0/+1
* Adds SI setting for 4R and dual-drop LRDIMM configsStephen Glancy2019-03-011-46/+108
* Updates MCA write and read timingsStephen Glancy2019-02-131-0/+92
* Updates MWD_COARSE to run multiple patternsStephen Glancy2019-02-051-1/+24
* Fixes LRDIMM initialization attributes and timingsStephen Glancy2019-01-161-9/+10
* Fixes LRDIMM eff_config bugsStephen Glancy2018-11-051-93/+524
* Fixes VPD access and eff_config for LRDIMM'sStephen Glancy2018-10-151-16/+8
* Adds skeleton code for LRDIMMStephen Glancy2018-09-181-0/+1
* Adds endian_swap to fapi2Stephen Glancy2018-09-181-2/+1
* Moves conversions to be in the generic code spaceStephen Glancy2018-08-201-13/+21
* Generalize byte reading from SPD reading, for exp i2c reuseAndre Marin2018-08-061-10/+15
* Remove Nimbus dependencies from the SPD decoderAndre Marin2018-07-311-192/+542
* Updates the training advanced algorithmStephen Glancy2018-06-211-0/+32
* Updates training advanced and adds custom WR CTRStephen Glancy2018-01-131-2/+29
* Updates WR VREF for characterization resultsStephen Glancy2018-01-131-46/+51
* Fix RCW structure and make a default optionJacob Harvey2017-11-141-44/+106
* Add Write CRC attributes to xml and eff_dimmAndre Marin2017-09-251-0/+90
* Modify VPD decoder to take into account deconfigured portsAndre Marin2017-09-251-42/+56
* Updates RCD power settingsStephen Glancy2017-09-181-2/+69
* Skip ports without DIMMs for VPD collectionJacob Harvey2017-09-181-0/+5
* Implementing draminit_training_advJacob Harvey2017-08-291-4/+75
* Adds DDR4 hybrid NV-RDIMM supportStephen Glancy2017-08-291-22/+1
* L3 work for mss xmlsJacob Harvey2017-08-181-1/+1
* Change tREFI calc to be 99% of calculated result to stay within lab marginAndre Marin2017-08-071-4/+5
* Add in RCD attributes for DD2 debugJacob Harvey2017-07-111-4/+105
* Turn off A17 if not neededJacob Harvey2017-06-251-4/+29
* Fix CSID: 2 slave ranks, termination in RCBCXJacob Harvey2017-06-221-37/+111
* Modify DRAM_LPASR to be set based on MRW REFRESH_RATE_REQUEST attrAndre Marin2017-06-151-3/+22
* Fix tREFI calculation to use MRW REFRESH REQUEST RATE as opposed to TEMP RANGEAndre Marin2017-06-141-3/+15
* L3 RAS for draminit_training, eff_config, libJacob Harvey2017-06-111-35/+24
* Remove ZQCAL redundant CCS inst, move to draminit_trainingAndre Marin2017-05-251-13/+16
* Add PHY sequencer refresh settings after draminitAndre Marin2017-05-121-14/+28
* Fix up setup_cal and vref attrsJacob Harvey2017-04-171-3/+3
* Add base spd decoder to share among controllersAndre Marin2017-03-271-14/+17
* Fixing tfaw and trrd calculationsJacob Harvey2017-03-231-67/+176
* Move find API to share among memory controllersAndre Marin2017-03-221-1/+1
* Fix add rtt_wr eff_dimm unit tests and header file fixAndre Marin2017-03-161-9/+12
* Update mss_eff_config to L3Jacob Harvey2017-03-161-41/+133
* Deconfigure MCA if there is a VPD load errorLouis Stermole2017-03-081-21/+39
* Clean up RC0E in mss::eff_dimmJacob Harvey2017-03-031-14/+35
* Disable PPR and sPPR mode in draminit to comply w/JEDEC PORAndre Marin2017-03-011-7/+2
* Updates to run HW VREF cal by defaultStephen Glancy2017-03-011-0/+47
* Simplify spd factory mapping to share among controllersAndre Marin2017-03-011-84/+39
* Adding in default raw card informationJacob Harvey2017-02-271-3/+4
* Fixing raw card setting for DIMMsJacob Harvey2017-02-211-71/+256
* Disabling temp_refresh_modeJacob Harvey2017-02-101-25/+0
* Cleaned up spd decoder interface, preparing for common code with CumulusAndre Marin2017-02-071-58/+58
OpenPOWER on IntegriCloud