summaryrefslogtreecommitdiffstats
path: root/src/import/chips/p9/procedures/hwp/memory/lib/ccs/ccs.C
Commit message (Expand)AuthorAgeFilesLines
* Moves blame a FIR API to genericStephen Glancy2019-04-151-1/+1
* Adds LRDIMM shadow register workaroundStephen Glancy2019-04-121-0/+18
* Updates CCS to run with quad encoded chip selectStephen Glancy2019-04-101-66/+126
* Fixes CKE levels during RCD initializationStephen Glancy2018-06-141-0/+6
* Revert "Adds self time refresh entry and exit helper functions"Daniel M. Crowell2018-03-161-3/+0
* Adds self time refresh entry and exit helper functionsTsung Yeung2018-02-241-1/+4
* Updates error paths for PRD FIR checkingStephen Glancy2017-10-021-1/+6
* Fix order of sequence for register control words, and CKE levelsAndre Marin2017-09-051-1/+2
* L3 draminit and mss_libJacob Harvey2017-07-261-19/+20
* Clean up memdiags ffdc namingJacob Harvey2017-07-171-5/+5
* L3 RAS for draminit_training, eff_config, libJacob Harvey2017-06-111-12/+25
* Add DP16 API and unit testing needed to set PBA mode for LRDIMMsAndre Marin2017-02-071-4/+3
* Changes to limit DLL cal on spare DP8, stop CSS before startingBrian Silver2016-10-161-14/+27
* Update prologs of mirrored files to apache licenseStephen Cprek2016-08-051-8/+14
* Change code owner/backup names to latest team membersBrian Silver2016-06-091-1/+1
* Fix CCS program port assignment for western MCBrian Silver2016-05-041-2/+2
* Change include paths in memory/lib, testsBrian Silver2016-04-211-2/+2
* Fixed doxygen errors and typosJacob Harvey2016-04-011-9/+10
* Change polling to include probes, add granular training controlsBrian Silver2016-04-011-4/+3
* Added mss::get/putScomBrian Silver2016-04-011-7/+7
* Initial commit of memory subsystemBrian Silver2016-04-011-0/+254
OpenPOWER on IntegriCloud