summaryrefslogtreecommitdiffstats
path: root/src/import/chips/p9/procedures/hwp/initfiles
Commit message (Expand)AuthorAgeFilesLines
* re-enable psave by defaultAdam Hale2017-09-141-0/+15
* Fix DMI SCOM MCMODE0 issue.Lennard Streat2017-09-143-129/+90
* jgr17083100 Fixed overlooked setting from gerrit change 45079 and HW419305John Rell2017-09-141-0/+30
* INT scom initfile updateDavid Kauer2017-09-131-0/+7
* Expanding MCU tag fifo settings to be freq dependent.Lennard Streat2017-09-131-10/+271
* resolve Zeppelin DMI channel framelock issuesJoe McGill2017-09-101-7/+7
* p9c.mi.scom.initfile -- default to block all sync pipelinesJoe McGill2017-09-101-0/+4
* Updates for Cumulus dmi/mi/mc initfilesBen Gass2017-09-104-21/+139
* dis spec ops dcbf HW414958Shelton Leung2017-09-081-0/+7
* p9_chiplet_scominit - add Cumulus supportLiuYangFan2017-09-083-0/+121
* Cleaning up bugs in cumulus init files.Lennard Streat2017-09-086-0/+513
* Enabling PWC for Nimbus DD2.0+ and Cumulus DD1.0+Jenny Huynh2017-09-081-6/+0
* Undo psave default commitAdam Hale2017-09-071-15/+0
* Configure xlink psave settings and enable by defaultdchowe2017-09-071-0/+15
* jgr17082300 Setting changes for HW41801 HW419305John Rell2017-09-071-125/+1129
* jgr17081500 Update TX_ZCAL_P_4X settings for dmi,o,x busesJohn Rell2017-08-313-2/+16
* chicken switch not properly set for htm timeout issueShelton Leung2017-08-311-0/+80
* enable MC timeout detectionShelton Leung2017-08-311-0/+71
* jgr17082300 Setting changes for HW41801 HW419305John Rell2017-08-301-13/+19
* Cumulus DMI -- apply MSB swap attribute, disable dynamic rpr, recal, sls_rcvyJoe McGill2017-08-301-0/+21
* Set BUS_ID's based on the dmi target position in p9c.dmi.io.scom.initfileBen Gass2017-08-301-2/+81
* jgr17050800 Updates for HW403155John Rell2017-08-301-0/+36
* Undo some p9 Cumulus spy workarounds in initfilesThi Tran2017-08-301-1/+4331
* jgr17050500 Added Centaur and DMI IO SCOM initfilesJohn Rell2017-08-303-0/+113
* jgr17071200 Removed pdwn settingsJohn Rell2017-08-291-603/+0
* Clear NPU bars if attr does not enable themcrgeddes2017-08-281-243/+3
* DD2 slow mss scrub fix (resurgence of HW397255)Shelton Leung2017-08-211-0/+4
* DLL RAS Fir settings updatedchowe2017-08-141-16/+12
* change to reference flat 8 attributedchowe2017-08-052-214/+85
* NDD2.1: Import n21_e9104_3_tp102_ec108_chip_sc_u205_01Johannes Koesters2017-08-041-284/+9
* Configuration added to use offset 0x880 (HW queue) for EQ trigger from IPIDavid Kauer2017-08-041-0/+7
* p9.int.scom.initfile -- mask SUE FIR for Nimbus DD2Joe McGill2017-07-271-0/+7
* fix typo effecting 2666 DRAM timingsShelton Leung2017-07-271-3/+3
* rdtag_dly +1 for 2666 for better memory cornersShelton Leung2017-07-261-3/+3
* latest Cumulus DD1.0 engdJohannes Koesters2017-07-261-8/+8
* Fixing mmu epsilon write cycles valueJenny Huynh2017-07-261-6/+0
* Remove reset_dll from scominit, enable delay line tap pointsAndre Marin2017-07-251-55/+81
* p9.npu.scom.initfile -- FIR updates to align with RAS XML documentationJoe McGill2017-07-251-25/+123
* TP, Nest FIR updates -- DD2 updates to match RAS XMLJoe McGill2017-07-252-16/+18
* dis spec ops dcbf HW414958Shelton Leung2017-07-241-0/+2
* NMMU FIR, RAS XML updates for Nimbus DD2Joe McGill2017-07-191-18/+18
* p9.int.scom.initfile -- FIR updates to align with RAS XML documentationJoe McGill2017-07-191-14/+5
* HCODE: DD21 makefile changes for CME,PGPE and SGPEPrasad Bg Ranganath2017-07-1411-227/+422
* HW414700 checkstop on UEs and disable core ECC counterLuke C. Murray2017-07-144-84/+476
* jgr17061500 Nim Obus DD2 updateJohn Rell2017-07-131-217/+1301
* Update FBC cd_hp initfile to reference serial mode spys directlydchowe2017-07-111-131/+548
* p9.npu.scom.initfile -- Nimbus DD2 updatesJoe McGill2017-07-111-24/+194
* DD2 updated scan overrides, Cumulus DD1 initfile updatesdchowe2017-07-115-115/+77
* jgr17061400 Adding setting for Nim DD2John Rell2017-07-063-4/+44
* Nimbus ec_20: updates to fbc-n2_pb025/pb_serial_scom_reg.figJohannes Koesters2017-06-301-3/+115
OpenPOWER on IntegriCloud