summaryrefslogtreecommitdiffstats
path: root/src/import/chips/p9/procedures/hwp/core/p9_hcd_core_stopclocks.C
Commit message (Expand)AuthorAgeFilesLines
* PM HWP: Fix bug in stop clock procedure that effects mpiplPrasad Bg Ranganath2019-02-271-2/+6
* PM:Some more cleanups in update_ec_eq procedure for core unit xstop casePrasad Bg Ranganath2018-09-041-0/+20
* PM: Prevent Core-L2 Quiesce from removing PM_EXIT upon SPWUYue Du2018-08-011-1/+11
* Cache/Core stop clocks: add shut down of Power Management to remove contentionsAmit Tendolkar2017-12-121-2/+49
* Synchronous stopclk procedure for QuadSoma BhanuTej2017-08-181-25/+38
* PM: Delete deprecated attributesGreg Still2017-07-141-4/+4
* Pstate: Remove legacy VDM codeChristopher M. Riedl2017-05-121-1/+3
* IPL/Stop: Assert ABIST_SRAM_MODE_DC to support ABIST RecoveryYue Du2017-03-011-0/+4
* Istep4: clean up istep4 todo items and mark them with RTCYue Du2017-02-071-2/+2
* Istep4: Enable poll for DPLL lock in p9_hcd_cache_dpll_setupYue Du2016-11-141-3/+10
* cache/core/l2_stopclocks updatesYue Du2016-10-301-24/+89
* Update prologs of mirrored files to apache licenseStephen Cprek2016-08-051-8/+14
* CORE/CACHE: core/cache/l2_stopclocks Level 2Yue Du2016-08-011-1/+133
* CORE/CACHE: add Level1 cache/l2/core stopclocks proceduresYue Du2016-08-011-0/+61
OpenPOWER on IntegriCloud