summaryrefslogtreecommitdiffstats
Commit message (Collapse)AuthorAgeFilesLines
* Updates to HBRT runtime interfacesDan Crowell2017-06-082-74/+182
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | Reconciling P9 function table with P8 table to make opal-prd work. Added new entries for: - firmware_request - get_ipoll_events - firmware_notify Added in entries for P8 functions: - get_interface_capabilities Added deprecated placeholders for P8 functions: - occ_load - occ_start - occ_stop Moved entries for: - load_pm_complex - start_pm_complex - reset_pm_complex Change-Id: I1892b4465a6e5901aa9eaa6a49e139a4bc4c5b56 CMVC-Prereq: 1026011 Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/40467 Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Reviewed-by: Daniel M. Crowell <dcrowell@us.ibm.com>
* Workaround for MMIO BARs passed to BootloaderMarty Gloff2017-06-081-5/+6
| | | | | | | | Change-Id: I2ef14753d5681ce18c65ec6aa486d763bdc690e6 Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/41574 Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Reviewed-by: Daniel M. Crowell <dcrowell@us.ibm.com>
* PRD: runtime VCM supportZane Shelley2017-06-0812-240/+792
| | | | | | | | | | | | | | | | | | | | | Change-Id: Ibeb45ceb1a2d0db1e3941b5b8ac5f9e2f5122770 RTC: 171913 Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/40942 Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Reviewed-by: Benjamin J. Weisenbeck <bweisenb@us.ibm.com> Reviewed-by: Caleb N. Palmer <cnpalmer@us.ibm.com> Reviewed-by: Brian J. Stegmiller <bjs@us.ibm.com> Reviewed-by: Zane C. Shelley <zshelle@us.ibm.com> Squashed: I85a0240782b2985797a2ace1aa3eb9a9a18cb621 Squashed: I1663ee55509348cdaddf216d0b3c9ac527c21113 Squashed: Ib9a3bef7a4df3b1b2a5914cf4155dca569c11026 Squashed: I3739b49f17a5413a0ad9c3adfd555f74b91895cc Squashed: Ifc2e4501775a09ad06381970ba47be5b953312d8 Squashed: Id7f5648ed810f9505acecea99cb27af2d832a669 Squashed: I0ec33104ac7920282482e79c2376d115a1274b46 Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/41040 Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Tested-by: Jenkins OP Build CI <op-jenkins+hostboot@us.ibm.com>
* Remove workaround for attribute override in old HDATDan Crowell2017-06-081-14/+0
| | | | | | | | | | | | | | | | | | Removing the use of the workaround that was in place to support attribute overrides with the non-RHB (legacy) version of HDAT. Change-Id: Iae0a8f124d56db9bf3172b1d4866e865cfd763d7 CQ: SW391403 RTC: 169478 CMVC-Coreq: 1024559 Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/41517 Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: Jenkins OP Build CI <op-jenkins+hostboot@us.ibm.com> Reviewed-by: Corey V. Swenson <cswenson@us.ibm.com> Reviewed-by: Martin Gloff <mgloff@us.ibm.com> Tested-by: Daniel M. Crowell <dcrowell@us.ibm.com> Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Reviewed-by: William G. Hoffa <wghoffa@us.ibm.com>
* fixed compilation errors when ENABLE_CHECKSTOP_ANALYSIS is enabledZane Shelley2017-06-0810-22/+42
| | | | | | | | | | | | Change-Id: Ic77f03ca0b4c221eef37581e6791ab8b4398af74 Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/41180 Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: Jenkins OP Build CI <op-jenkins+hostboot@us.ibm.com> Reviewed-by: Prachi Gupta <pragupta@us.ibm.com> Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Reviewed-by: William G. Hoffa <wghoffa@us.ibm.com> Reviewed-by: Caleb N. Palmer <cnpalmer@us.ibm.com> Reviewed-by: Daniel M. Crowell <dcrowell@us.ibm.com>
* PRD: bug in memory CE threshold calculationZane Shelley2017-06-082-35/+35
| | | | | | | | | | | | | | Change-Id: I317980852382498da25874e00761386d180b9d60 CQ: SW390498 Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/41050 Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Reviewed-by: Benjamin J. Weisenbeck <bweisenb@us.ibm.com> Reviewed-by: Caleb N. Palmer <cnpalmer@us.ibm.com> Reviewed-by: Brian J. Stegmiller <bjs@us.ibm.com> Reviewed-by: Zane C. Shelley <zshelle@us.ibm.com> Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/41489 Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Tested-by: Jenkins OP Build CI <op-jenkins+hostboot@us.ibm.com>
* PRD: Add code location data to errorlog for assertsBenjamin Weisenbeck2017-06-081-5/+7
| | | | | | | | | | | Change-Id: I07c23f7ef0e3d5d783d1576f708cde6c91de06f8 Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/40936 Reviewed-by: Caleb N. Palmer <cnpalmer@us.ibm.com> Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Reviewed-by: Zane C. Shelley <zshelle@us.ibm.com> Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/41488 Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Tested-by: Jenkins OP Build CI <op-jenkins+hostboot@us.ibm.com>
* Cleaning up and implementing L3 eff_config_thermalJacob Harvey2017-06-081-7/+9
| | | | | | | | | | | | | | | | | Change-Id: I16a1ce610d9e80b7a1f666ef412198c67c8b69a7 Original-Change-Id: Id780f75931e4522726e95191a3e56760edcc3af5 Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/35166 Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Reviewed-by: STEPHEN GLANCY <sglancy@us.ibm.com> Reviewed-by: Louis Stermole <stermole@us.ibm.com> Reviewed-by: Michael D. Pardeik <pardeik@us.ibm.com> Reviewed-by: Christian R. Geddes <crgeddes@us.ibm.com> Reviewed-by: Matt K. Light <mklight@us.ibm.com> Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com> Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/41508 Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Reviewed-by: Daniel M. Crowell <dcrowell@us.ibm.com>
* Modifying ATTRs for memory power thermalJacob Harvey2017-06-081-6/+8
| | | | | | | | | | | | | | | | | | | | Added MSS_MRW_ATTRs to base_hwp_file, implemented bulk_pwr and utils_to_throttle APIs for the OCC team. Added simple structural changes Change-Id: I3290a9dacfcd3ab8345cfeb859eda35b52b8c28f Original-Change-Id: I9483be7f06c95c8c4dfe4823443052efde6fa776 Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/28916 Reviewed-by: Matt K. Light <mklight@us.ibm.com> Reviewed-by: Christian R. Geddes <crgeddes@us.ibm.com> Reviewed-by: STEPHEN GLANCY <sglancy@us.ibm.com> Reviewed-by: Brian R. Silver <bsilver@us.ibm.com> Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Reviewed-by: Louis Stermole <stermole@us.ibm.com> Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com> Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/41507 Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Reviewed-by: Daniel M. Crowell <dcrowell@us.ibm.com>
* Fix p9_mss_utils_to_throttle, create throttles API, attribute cleanupAndre Marin2017-06-081-30/+5
| | | | | | | | | | | | | | Change-Id: Ic5bb202315cfa0cdc0ddead43231e4b6bfed5ec1 Original-Change-Id: Ibdb563542adb9e4f05dd07d597a9687b1deaf3c8 Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/27183 Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Reviewed-by: JACOB L. HARVEY <jlharvey@us.ibm.com> Reviewed-by: STEPHEN GLANCY <sglancy@us.ibm.com> Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com> Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/41506 Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Reviewed-by: Daniel M. Crowell <dcrowell@us.ibm.com>
* Fix throttle procedure & MSS attribute clean upAndre Marin2017-06-081-7/+7
| | | | | | | | | | | | | | | Change-Id: I8f50d1661c82c0cddc937829158359aa129df1d8 Original-Change-Id: I7b545b65aaf9cdfea08ab2c5142898f5c971a74b Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/23486 Tested-by: Jenkins Server Tested-by: Hostboot CI Reviewed-by: Louis Stermole <stermole@us.ibm.com> Reviewed-by: JACOB L. HARVEY <jlharvey@us.ibm.com> Reviewed-by: Daniel M. Crowell <dcrowell@us.ibm.com> Reviewed-by: Brian R. Silver <bsilver@us.ibm.com> Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com> Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/41505 Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com>
* Add mss throttle files L1Andre Marin2017-06-081-0/+82
| | | | | | | | | | | | | | | Change-Id: Ia484b065f44742b95a7241104f8f537701481955 Original-Change-Id: I4a8a83151b3287a38235db11cd298900119aed35 Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/22149 Tested-by: Jenkins Server Tested-by: Hostboot CI Reviewed-by: Brian R. Silver <bsilver@us.ibm.com> Reviewed-by: Louis Stermole <stermole@us.ibm.com> Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com> Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/41504 Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Reviewed-by: Daniel M. Crowell <dcrowell@us.ibm.com>
* Use effective fabric position for LPC operations in the bootloaderMarty Gloff2017-06-086-44/+228
| | | | | | | | | | | | | | | | | | | When the LPC BAR value is supplied in the SBE to BL structure, use it as the base LPC address, otherwise, still use the LPC constant. Save the value being used in the Bootloader data (which is reorganized to align data blocks on boundaries). Also add hb-bldata to parse out the Bootloader data. Change-Id: I1db19467464b90e0190c4df5f7404624c9423eb5 RTC: 173525 Depends-on: I2b0d1959c303df8c9c28c8f0a5b5be1e77aa154f Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/40217 Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Tested-by: Jenkins OP Build CI <op-jenkins+hostboot@us.ibm.com> Reviewed-by: Matt Derksen <mderkse1@us.ibm.com> Reviewed-by: Corey V. Swenson <cswenson@us.ibm.com> Reviewed-by: Daniel M. Crowell <dcrowell@us.ibm.com>
* Fix imageSize for HBRT_RSVD_MEM__CODE sectionMatt Derksen2017-06-081-2/+3
| | | | | | | | | | | | Change-Id: I976c94a1452fc6052635b9cbe8769578d3b15ce7 RTC: 171863 Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/41457 Reviewed-by: Stephen M. Cprek <smcprek@us.ibm.com> Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Reviewed-by: Martin Gloff <mgloff@us.ibm.com> Tested-by: Jenkins OP Build CI <op-jenkins+hostboot@us.ibm.com> Reviewed-by: Daniel M. Crowell <dcrowell@us.ibm.com>
* Update BBuild for Sim fix for AVSBUS: Enable CRC checkingBill Hoffa2017-06-081-1/+1
| | | | | | | | | | | Change-Id: Ia58fd20411cc04eeed761cc60c16b6335f695625 Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/41495 Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Reviewed-by: Matthew A. Ploetz <maploetz@us.ibm.com> Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Tested-by: Jenkins OP Build CI <op-jenkins+hostboot@us.ibm.com> Reviewed-by: Prachi Gupta <pragupta@us.ibm.com> Reviewed-by: Daniel M. Crowell <dcrowell@us.ibm.com>
* Dynamic ATTR Override support via debug interfaceDean Sanner2017-06-088-12/+220
| | | | | | | | | | | | | | | | | | | | | | -Supported by debug tools (ecmd-debug-framework/Cronus) Only in istep mode and between isteps Requires HB to be running -Uses output of attributeOverride tool (same format as ATTR_TMP) -Introduces two new "debug" isteps 255,4,set_attr_overrides 255,5,clear_attr_overrides -Once istep is triggered Hostboot sends down address/size and the debug tool uses putmempba to push data to cache/mem. Then Hostboot consumes just like ATTR_TMP Change-Id: I4ade7b85acac077a15bdb36bba1ef9df4263b428 Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/41271 Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Tested-by: Jenkins OP Build CI <op-jenkins+hostboot@us.ibm.com> Reviewed-by: Prachi Gupta <pragupta@us.ibm.com> Reviewed-by: Martin Gloff <mgloff@us.ibm.com> Reviewed-by: Daniel M. Crowell <dcrowell@us.ibm.com>
* Disable Ring Overrides in Secure ModeMike Baiocchi2017-06-085-16/+23
| | | | | | | | | | | | | | | This commit disables ring overrides during the IPL and at Runtime when the system has security enabled. Change-Id: Ic3b0db92994a61d4ba6e28858bcd6fde59be6a23 RTC: 163094 Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/40818 Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Reviewed-by: Stephen M. Cprek <smcprek@us.ibm.com> Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Reviewed-by: Marshall J. Wilks <mjwilks@us.ibm.com> Tested-by: Jenkins OP Build CI <op-jenkins+hostboot@us.ibm.com> Reviewed-by: Daniel M. Crowell <dcrowell@us.ibm.com>
* xip_customize: Additional WIN32 changes.Claus Michael Olsen2017-06-071-8/+0
| | | | | | | | | | | | Change-Id: I50835bd7641214fc88071145607ecf55d93b6dda Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/41304 Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Reviewed-by: Michael C. Sgro <mcs793@us.ibm.com> Reviewed-by: Richard J. Knight <rjknight@us.ibm.com> Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com> Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/41305 Reviewed-by: Daniel M. Crowell <dcrowell@us.ibm.com>
* xip_cust: Replacing rc.isRC() w/(uint32_t)rc for WIN32 compatibility.Claus Michael Olsen2017-06-071-63/+31
| | | | | | | | | | | | | Change-Id: I399ea1211233a1167a0a4a95dc8bf056571ad8d5 Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/40319 Reviewed-by: Michael C. Sgro <mcs793@us.ibm.com> Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Reviewed-by: Richard J. Knight <rjknight@us.ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com> Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/41269 Reviewed-by: Daniel M. Crowell <dcrowell@us.ibm.com> Tested-by: Daniel M. Crowell <dcrowell@us.ibm.com>
* adjusted mem 2400 nest 1600 workaround and make dd1 onlyShelton Leung2017-06-075-31/+42
| | | | | | | | | | | | | | | Change-Id: Iabf4b8a03eb2ae6c97ed2b6c96a0f6eed190fba6 Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/41128 Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: PPE CI <ppe-ci+hostboot@us.ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Dev-Ready: SHELTON LEUNG <sleung@us.ibm.com> Reviewed-by: Joseph J. McGill <jmcgill@us.ibm.com> Reviewed-by: Jenny Huynh <jhuynh@us.ibm.com> Reviewed-by: Matt K. Light <mklight@us.ibm.com> Reviewed-by: Daniel M. Crowell <dcrowell@us.ibm.com> Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com> Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/41133
* Add CE Fix and unit testsMatthew Hickman2017-06-071-51/+50
| | | | | | | | | | | | | Change-Id: Iaa3884de681d55223036a9b5b9124e7996b01cde Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/41174 Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Reviewed-by: Marc Gollub <gollub@us.ibm.com> Reviewed-by: Louis Stermole <stermole@us.ibm.com> Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com> Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/41281 Reviewed-by: Hostboot Team <hostboot@us.ibm.com> Reviewed-by: Daniel M. Crowell <dcrowell@us.ibm.com>
* P9 Cumulus InitCompiler supportis - Part 3Thi Tran2017-06-0710-367/+401
| | | | | | | | | | | | | | | | | | - Update *.mk files to support p9c chip ID - Workaround some spy issues p9c 10 engd issues - Fix bug to allow compilation without ENGD Change-Id: Ie94b55c93081108668725d3ee9b88bd34eaa794f Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/40904 Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: PPE CI <ppe-ci+hostboot@us.ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Reviewed-by: Joseph J. McGill <jmcgill@us.ibm.com> Reviewed-by: Benjamin Gass <bgass@us.ibm.com> Reviewed-by: Richard J. Knight <rjknight@us.ibm.com> Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com> Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/40953 Reviewed-by: Daniel M. Crowell <dcrowell@us.ibm.com>
* Added register reset functionality for DD2Stephen Glancy2017-06-0710-65/+453
| | | | | | | | | | | | | | | | | DD2 updates register reset functionality to require writes to clear registers. This updates to do writes for both DD1 and DD2. This commit also fixes a UT fail caused by wat_debug_attention w/a not on DD2. Change-Id: Ib30e72e8773d16513ddf1c958fa76612a662cbb6 Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/40763 Reviewed-by: STEPHEN GLANCY <sglancy@us.ibm.com> Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Reviewed-by: ANDRE A. MARIN <aamarin@us.ibm.com> Reviewed-by: JACOB L. HARVEY <jlharvey@us.ibm.com> Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com> Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/40863 Reviewed-by: Daniel M. Crowell <dcrowell@us.ibm.com>
* future proof EC feature attributes, add missing P9N DD2 initsJoe McGill2017-06-0710-242/+255
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | redefine EC feature attributes, using inverse logic where required, to qualify inits specific to P9N DD1 where possible, to eliminate need for updates for future chips in plan attempt to remove usage of generic P9N_DD1_SPY_NAMES and P9N_DD2_SPY_NAMES attributes added to support initial P9NDD2 engineering data -- several spies were not being set as a result ----------------- initfile updates: ----------------- p9.cme.scan.initfile add HW391162, SCAN_SICR_TLBIE_QUIESCE feature attributes p9.core.common.scan.initfile remove fused core init, it was applying scan default for P9N DD1 and is not needed for P9N DD2+ given fuse controls p9.core.scan.initfile add CORE_P9NDD1 to qualify P9N DD1 specific register hierarchy and dial programming replace usage of P9N_DD1_SPY_NAMES, P9N_DD2_SPY_NAMES using CORE_P9NDD1 and inverse, to pick up initial pass at P9C DD1 inits p9.cxa.scom.initfile add CXA_P9NDD1_SPY_NAMES to qualify P9N DD1 specific register hierarchy p9.ddrphy.scom.initfile add DDRPHY_P9NDD1_SPY_NAMES to qualify P9N DD1 specific register hierarchy p9.dpll.scan.initfile remove POSTDD1N_DPLL_SETTINGS feature attribute, use DD1_DPLL_SETTINGS attribute and inverse to drive inits p9.l2.scan.initfile invert definition of OPTIMAL_LARX_STCX_PERF, HW409069 feature attributes p9.l3.scan.initfile p9.l3.scom.initifle remove OPTIMAL_LCO_SCOM, HW396230_SCOM feature attributes use HW386657, HW396230 attributes to drive inits p9.mca.scom.initfile add MCA_P9NDD1_ASYNC to differentiate asynchronous boundary crossing programming and dial name differences between P9N DD1, P9N DD2 p9.mmu.scan.initfile p9.mmu.scom.initfile invert definition of NMMU_DMT_DD2, NMMU_ISS734_DD2_1 feature attributes p9.ncu.scan.initfile p9.ncu.scom.initifle remove HW396230_SCOM, use HW396230 attribute to drive inits p9.npu.scom.initfile remove usage of P9N_DD1_SPY_NAMES, refactor CONFIG_ENABLE_PBUS specification to work for both P9NDD1, P9NDD2 ENGD p9.obus.scan.initfile remove EC qualification of OBUS FIR mask for simulation sample.ec.scan.initfile remove testcase requiring use of P9N_DD1_SPY_NAMES, properties of testcase are covered by other tests ----------------- HWP updates: ----------------- p9_xip_customize add customization of epsilon attributes for NMMU application p9_chiplet_scominit invert definition of P9_NDL_IOVALID feature attribute remove usage of P9N_DD1_SPY_NAMES p9_npu_scominit replace usage of P9N_DD1_SPY_NAMES with SETUP_BARS_NPU_DD1_ADDR p9_sbe_tracearray invert definition of CORE_TRACE_SCOMABLE feature attribute p9_sim_get_nia remove usage of P9N_DD1_SPY_NAMES, directly process CT/EC attributes (ok as this HWP is used for VBU sim only and not consumed by FW) Change-Id: I63bfe8a4bfb8824b94e35a3688a6c69eecc1cf01 Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/40911 Reviewed-by: SHELTON LEUNG <sleung@us.ibm.com> Reviewed-by: LUKE MURRAY <murrayl@us.ibm.com> Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: PPE CI <ppe-ci+hostboot@us.ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Reviewed-by: Thi N. Tran <thi@us.ibm.com> Reviewed-by: Matt K. Light <mklight@us.ibm.com> Reviewed-by: Daniel M. Crowell <dcrowell@us.ibm.com> Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com> Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/40916 Tested-by: Daniel M. Crowell <dcrowell@us.ibm.com>
* PM: Added support for multiple dd level executable in HW Image.Prem Shanker Jha2017-06-072-53/+144
| | | | | | | | | | | | | | | | - Hcode queries HW Image and gets DD specific executable. - Appends separate magic words in HOMER header based on DD level. Change-Id: I2878c7809d8eba69255c74baa68a5baebeb983df RTC: 168880 Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/39871 Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Reviewed-by: Juan R. Medina <jrmedina@us.ibm.com> Reviewed-by: Gregory S. Still <stillgs@us.ibm.com> Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com> Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/39872 Reviewed-by: Daniel M. Crowell <dcrowell@us.ibm.com>
* Add PHY DP16 DRIFT_LIMITS regs and DD2_BLUE_WATERFALL_EXT field APILouis Stermole2017-06-073-0/+199
| | | | | | | | | | | | | | Change-Id: Ia891488d7de965a99c8cf3c457fccba9603773ad Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/41136 Tested-by: PPE CI <ppe-ci+hostboot@us.ibm.com> Reviewed-by: JACOB L. HARVEY <jlharvey@us.ibm.com> Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Reviewed-by: ANDRE A. MARIN <aamarin@us.ibm.com> Reviewed-by: STEPHEN GLANCY <sglancy@us.ibm.com> Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com> Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/41167 Reviewed-by: Daniel M. Crowell <dcrowell@us.ibm.com>
* Turn off PHY refresh for RD_CNTR - RD_VREFJacob Harvey2017-06-076-20/+86
| | | | | | | | | | | | | | Change-Id: Id7ca905dc984fdf1cd8070ffd55ed08031522f45 Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/41049 Dev-Ready: JACOB L. HARVEY <jlharvey@us.ibm.com> Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Reviewed-by: Louis Stermole <stermole@us.ibm.com> Reviewed-by: Thi N. Tran <thi@us.ibm.com> Reviewed-by: STEPHEN GLANCY <sglancy@us.ibm.com> Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com> Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/41058 Reviewed-by: Daniel M. Crowell <dcrowell@us.ibm.com>
* Fixed CSID value for DD2Stephen Glancy2017-06-071-1/+5
| | | | | | | | | | | | | | | DD2 HW removed bits in the CSID register. Values for CSID are now determined by nimbus chip revision. Change-Id: I41da29248e34d0c48fb0293915a21add9b6918bd Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/40508 Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Reviewed-by: JACOB L. HARVEY <jlharvey@us.ibm.com> Reviewed-by: Louis Stermole <stermole@us.ibm.com> Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com> Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/40511 Reviewed-by: Daniel M. Crowell <dcrowell@us.ibm.com>
* Adding a no error condition to the SBE_EXTRACT_RC for user returnElizabeth Liner2017-06-071-0/+2
| | | | | | | | | | | | | | | | | Change-Id: I02b0976b2f0f8b04196639298fb5a9e851724ade RTC:173809 Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/41176 Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Reviewed-by: Prachi Gupta <pragupta@us.ibm.com> Reviewed-by: Soma Bhanutej <soma.bhanu@in.ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Reviewed-by: Sachin Gupta <sgupta2m@in.ibm.com> Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com> Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/41205 Reviewed-by: Hostboot Team <hostboot@us.ibm.com> Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Tested-by: Jenkins OP Build CI <op-jenkins+hostboot@us.ibm.com> Reviewed-by: Daniel M. Crowell <dcrowell@us.ibm.com>
* AVSBus current,temperature and slew rate commands, add CRC CheckingGreg Still2017-06-071-0/+62
| | | | | | | | | | | | | | | | | | | | | | - Reformated output of the wrapper to be more tablular - Included voltage read and write functions into p9_avsbus_cmds to avoid code duplication with p9_avsbus_voltage.C - p9_avsbus_voltage_wrap is still retained to keep present usage intact. - Remove unconnected AVSBus VCS rail error messages - added CRC and bad response error checking Change-Id: I392a61b9c579a852ae4a020255d6a016c01d643a Original-Change-Id: I36e87aa434ec39a2a34520f9762574e8f665d02d Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/37164 Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Reviewed-by: Gregory S. Still <stillgs@us.ibm.com> Reviewed-by: Brian T. Vanderpool <vanderp@us.ibm.com> Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com> Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/41479 Reviewed-by: Thi N. Tran <thi@us.ibm.com> Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Reviewed-by: Daniel M. Crowell <dcrowell@us.ibm.com>
* PPE-HWP: [Level 2] Cache/Core chiplet_reset/init/scan0+startclocksYue Du2017-06-071-0/+56
| | | | | | | | | | | | | Change-Id: Ia2fb009b6495502a959b4df5806ada1a247f214f Original-Change-Id: Idb0cddd12c06b5662757f02c5d28fe6dd1c9b03c Reviewed-on: http://gfw160.aus.stglabs.ibm.com:8080/gerrit/20827 Tested-by: Jenkins Server Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com> Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/41478 Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Reviewed-by: Thi N. Tran <thi@us.ibm.com> Tested-by: Jenkins OP Build CI <op-jenkins+hostboot@us.ibm.com> Reviewed-by: Daniel M. Crowell <dcrowell@us.ibm.com>
* increase I2C_BUS_SPEED_ARRAY to be 4x13 arrayPrachi Gupta2017-06-075-67/+60
| | | | | | | | | | Change-Id: I9fe2d650b6328c01c339274d323db61ab7d7f048 Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/41336 Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Reviewed-by: Matthew A. Ploetz <maploetz@us.ibm.com> Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Reviewed-by: Elizabeth K. Liner <eliner@us.ibm.com> Reviewed-by: William G. Hoffa <wghoffa@us.ibm.com>
* Use XSCOM BAR from Bootloader instead of hardcoded valueDan Crowell2017-06-075-16/+65
| | | | | | | | | | | | | | | | The memory map can be modified by the SBE such that the XSCOM BAR is not in the default location. The BAR value is passed up through the bootloader into hostboot. Change-Id: I469b7534d384bce4bb8c72f7cd78d0075ac04632 RTC: 173519 Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/41140 Reviewed-by: Martin Gloff <mgloff@us.ibm.com> Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Tested-by: Jenkins OP Build CI <op-jenkins+hostboot@us.ibm.com> Reviewed-by: Christian R. Geddes <crgeddes@us.ibm.com> Reviewed-by: Daniel M. Crowell <dcrowell@us.ibm.com>
* Return only present DIMM children to fapiDan Crowell2017-06-071-0/+13
| | | | | | | | | | | | | | Switching from possible to present for fapi2::getChildren when asked about DIMMs Change-Id: If5febce96b546ad1553dad0f5feb37ca07c4da97 Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/41274 Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Tested-by: Jenkins OP Build CI <op-jenkins+hostboot@us.ibm.com> Reviewed-by: Thi N. Tran <thi@us.ibm.com> Reviewed-by: JACOB L. HARVEY <jlharvey@us.ibm.com> Reviewed-by: Daniel M. Crowell <dcrowell@us.ibm.com>
* Disable Attribute Overrides in Secure ModeMike Baiocchi2017-06-076-56/+156
| | | | | | | | | | | | | | | This commit disables attribute overrides during the IPL and at Runtime when the system has security enabled. Change-Id: Ia56b11fc1450c8e11be27c90c0de179038273873 RTC: 163094 Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/40735 Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Tested-by: Jenkins OP Build CI <op-jenkins+hostboot@us.ibm.com> Reviewed-by: Nicholas E. Bofferding <bofferdn@us.ibm.com> Reviewed-by: Stephen M. Cprek <smcprek@us.ibm.com> Reviewed-by: Daniel M. Crowell <dcrowell@us.ibm.com>
* Check Scratch Register 3 bit 7 and set new ATTR_SECURE_SETTINGSMike Baiocchi2017-06-072-2/+16
| | | | | | | | | | | | | | | | | | | | | Change-Id: Ia125ce6fdf5a15acf30a11e3124fae86c645d96c RTC:163094 Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/41107 Reviewed-by: Thi N. Tran <thi@us.ibm.com> Reviewed-by: Sachin Gupta <sgupta2m@in.ibm.com> Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: PPE CI <ppe-ci+hostboot@us.ibm.com> Reviewed-by: Marshall J. Wilks <mjwilks@us.ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Reviewed-by: Nicholas E. Bofferding <bofferdn@us.ibm.com> Reviewed-by: Stephen M. Cprek <smcprek@us.ibm.com> Reviewed-by: Matt K. Light <mklight@us.ibm.com> Reviewed-by: Daniel M. Crowell <dcrowell@us.ibm.com> Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com> Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/41111 Reviewed-by: Hostboot Team <hostboot@us.ibm.com> Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Tested-by: Jenkins OP Build CI <op-jenkins+hostboot@us.ibm.com>
* Ignore LPC and XSCOM BARs from BLDan Crowell2017-06-071-0/+5
| | | | | | | | | | Temporarily disable use of MMIO BAR remapping Change-Id: Idc01a4f05834a8d6c07fce40850846028d9f8f47 Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/41463 Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: Jenkins OP Build CI <op-jenkins+hostboot@us.ibm.com> Reviewed-by: Daniel M. Crowell <dcrowell@us.ibm.com>
* Finalize SBE PSU FFDC collection - Set FFDC address in PSUDzuy Nguyen2017-06-062-95/+136
| | | | | | | | | | | | Change-Id: Ia2b1012cf2938f34cc6acdbb888b5a489aac98f6 RTC: 164405 Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/40453 Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: Jenkins OP Build CI <op-jenkins+hostboot@us.ibm.com> Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Reviewed-by: Martin Gloff <mgloff@us.ibm.com> Reviewed-by: Shakeeb A. Pasha B K <shakeebbk@in.ibm.com> Reviewed-by: Daniel M. Crowell <dcrowell@us.ibm.com>
* Populate HDAT sections with Secureboot Hash and Verify Function infoStephen Cprek2017-06-065-4/+167
| | | | | | | | | | | | | | | | | | | HB Resv Mem - Add Secureboot Cryptographic Algorithm info - Relocate SecureROM code Secure and Trusted boot data - Fill in new section for Hash and Verification offsets Change-Id: Ibfd60cc4d0d738fb209357332932af7aca9c61b8 RTC: 156485 Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/40445 Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Reviewed-by: Nicholas E. Bofferding <bofferdn@us.ibm.com> Tested-by: Jenkins OP Build CI <op-jenkins+hostboot@us.ibm.com> Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Reviewed-by: Michael Baiocchi <mbaiocch@us.ibm.com> Reviewed-by: Marshall J. Wilks <mjwilks@us.ibm.com> Reviewed-by: William G. Hoffa <wghoffa@us.ibm.com>
* Create map of SecureROM function types, versions, and offsetsStephen Cprek2017-06-064-10/+183
| | | | | | | | | | | | | | | Done to audit different algorithm versions and provide easy lookup to simplify filling in HDAT Change-Id: Iee1514efca9deb1af1341c2557c543b2ced81845 Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/40776 Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Reviewed-by: Nicholas E. Bofferding <bofferdn@us.ibm.com> Tested-by: Jenkins OP Build CI <op-jenkins+hostboot@us.ibm.com> Reviewed-by: Michael Baiocchi <mbaiocch@us.ibm.com> Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Reviewed-by: Marshall J. Wilks <mjwilks@us.ibm.com> Reviewed-by: William G. Hoffa <wghoffa@us.ibm.com>
* Update LPC DD to set it's bar based upon what SBE tell us LPC bar iscrgeddes2017-06-051-8/+14
| | | | | | | | | | | | | | | | Previously the value of the BARS was hard coded. We want to be able to handle swapped memory. We will always just use what the SBE tells us to use as LPC bar from now on. Change-Id: I104463926c19763bd0bde8a0fd68ef3060157fe2 RTC: 173521 Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/41202 Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Tested-by: Jenkins OP Build CI <op-jenkins+hostboot@us.ibm.com> Reviewed-by: Martin Gloff <mgloff@us.ibm.com> Reviewed-by: Corey V. Swenson <cswenson@us.ibm.com> Reviewed-by: Daniel M. Crowell <dcrowell@us.ibm.com>
* Change power controll settings for PD/STRJacob Harvey2017-06-051-4/+5
| | | | | | | | | | | | | | | Change-Id: I1677f371ea7ee8fa910aae17e29405f0d448f366 Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/41374 Dev-Ready: JACOB L. HARVEY <jlharvey@us.ibm.com> Reviewed-by: Michael D. Pardeik <pardeik@us.ibm.com> Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Reviewed-by: Louis Stermole <stermole@us.ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com> Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/41383 Reviewed-by: Hostboot Team <hostboot@us.ibm.com> Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Reviewed-by: Daniel M. Crowell <dcrowell@us.ibm.com>
* build: Add LOCALxx compile flags to static library targetsJoachim Fenkes2017-06-051-5/+6
| | | | | | | | | | | | | | | | | | | | -Fix a problem with wrong include search paths in libfapi2_utils when building individual procedures. -Update linker rule to fix issue with shared library search path Change-Id: Ibfed73bc32683397a38eae5e350106790d180d30 Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/41124 Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Reviewed-by: Thi N. Tran <thi@us.ibm.com> Reviewed-by: Sumit Kumar <sumit_kumar@in.ibm.com> Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com> Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/41313 Reviewed-by: Hostboot Team <hostboot@us.ibm.com> Tested-by: Jenkins OP Build CI <op-jenkins+hostboot@us.ibm.com> Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Reviewed-by: Daniel M. Crowell <dcrowell@us.ibm.com>
* update owner comments in ADU, PBA, TOD HWPsJoe McGill2017-06-056-7/+5
| | | | | | | | | | | | | | | | Change-Id: Ic3182c3e8e1d8917b779f1189340d24b2de57865 Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/41119 Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: PPE CI <ppe-ci+hostboot@us.ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Reviewed-by: Thi N. Tran <thi@us.ibm.com> Reviewed-by: Benjamin Gass <bgass@us.ibm.com> Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com> Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/41123 Reviewed-by: Hostboot Team <hostboot@us.ibm.com> Tested-by: Jenkins OP Build CI <op-jenkins+hostboot@us.ibm.com> Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Reviewed-by: Daniel M. Crowell <dcrowell@us.ibm.com>
* p9_sbe_common: Level 3Joachim Fenkes2017-06-053-264/+96
| | | | | | | | | | | | | | | | Change-Id: I55fac6a40f6e53c8afd859ea262b44b36a20b33e Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/38784 Reviewed-by: Joachim Fenkes <fenkes@de.ibm.com> Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: PPE CI <ppe-ci+hostboot@us.ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Reviewed-by: RAJA DAS <rajadas2@in.ibm.com> Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com> Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/38790 Reviewed-by: Hostboot Team <hostboot@us.ibm.com> Tested-by: Jenkins OP Build CI <op-jenkins+hostboot@us.ibm.com> Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Reviewed-by: Daniel M. Crowell <dcrowell@us.ibm.com>
* DMI I/O CheckinChris Steffen2017-06-051-1/+1
| | | | | | | | | | | | | | | Change-Id: I9b9326ea8bc9d9734e74c170dfebbd9aaf73fb6f Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/40666 Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Reviewed-by: Gary A. Peterson <garyp@us.ibm.com> Reviewed-by: Richard J. Knight <rjknight@us.ibm.com> Reviewed-by: Matt K. Light <mklight@us.ibm.com> Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com> Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/40670 Tested-by: Jenkins OP Build CI <op-jenkins+hostboot@us.ibm.com> Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Reviewed-by: Daniel M. Crowell <dcrowell@us.ibm.com>
* Dummy commit to add explicit prereq on hw imageDan Crowell2017-06-051-0/+1
| | | | | | | | | | | | | A PM change slipped through that causes checkstops unless we are using a newer hw image. Change-Id: I586eaeb5e8d2c985a993266c9bad8f9f41bbd0d9 CMVC-Prereq: 1025697 Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/41390 Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: Jenkins OP Build CI <op-jenkins+hostboot@us.ibm.com> Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Reviewed-by: Daniel M. Crowell <dcrowell@us.ibm.com>
* O/X Bus I/O Ppe Loader + Wrapper UpdatesChris Steffen2017-06-026-119/+288
| | | | | | | | | | | | | Change-Id: Ibc21b6284fa163bee140dee0df9552837e4082d8 Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/37002 Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Reviewed-by: Gary A. Peterson <garyp@us.ibm.com> Reviewed-by: Richard J. Knight <rjknight@us.ibm.com> Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com> Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/41247 Tested-by: Jenkins OP Build CI <op-jenkins+hostboot@us.ibm.com> Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Reviewed-by: Daniel M. Crowell <dcrowell@us.ibm.com>
* Add P9 IO Obus Ppe Image BuildChris Steffen2017-06-023-0/+293
| | | | | | | | | | | | | | | | - Initial check in. Still needs an update from the xip_image for different I/O PPE versions(Xbus, Obus, NV). Change-Id: I6c8cae3157c6f66b92784f20f5689abf0d5171a8 Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/29911 Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Reviewed-by: Gary A. Peterson <garyp@us.ibm.com> Reviewed-by: Richard J. Knight <rjknight@us.ibm.com> Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com> Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/41246 Tested-by: Jenkins OP Build CI <op-jenkins+hostboot@us.ibm.com> Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Reviewed-by: Daniel M. Crowell <dcrowell@us.ibm.com>
* Full Path of SBE message passing Add support in rt_cmds.CMarty Gloff2017-06-021-0/+56
| | | | | | | | | | | | | | | | Provide a runtime testing path for verification of the HBRT code and underlying code that processes the pass-through commands by supporting SBE Message passing in rt_cmds.C. Change-Id: I1f13fcd7644e5cbe22e6fcdd47611148b301db7a RTC:173539 Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/39908 Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: Jenkins OP Build CI <op-jenkins+hostboot@us.ibm.com> Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Reviewed-by: Corey V. Swenson <cswenson@us.ibm.com> Reviewed-by: Christian R. Geddes <crgeddes@us.ibm.com> Reviewed-by: William G. Hoffa <wghoffa@us.ibm.com>
OpenPOWER on IntegriCloud