summaryrefslogtreecommitdiffstats
path: root/src/usr/targeting
diff options
context:
space:
mode:
Diffstat (limited to 'src/usr/targeting')
-rw-r--r--src/usr/targeting/common/xmltohb/attribute_types.xml115
-rw-r--r--src/usr/targeting/common/xmltohb/target_types.xml12
2 files changed, 102 insertions, 25 deletions
diff --git a/src/usr/targeting/common/xmltohb/attribute_types.xml b/src/usr/targeting/common/xmltohb/attribute_types.xml
index e9223c7a7..1aac2a445 100644
--- a/src/usr/targeting/common/xmltohb/attribute_types.xml
+++ b/src/usr/targeting/common/xmltohb/attribute_types.xml
@@ -5953,6 +5953,23 @@ firmware notes: Used as override attribute for pstate procedure
</attribute>
<attribute>
+ <id>EFF_CUSTOM_DIMM</id>
+ <description>DIMM is a custom DIMM. Sometimes this is known as a CDIMM, but technically, we could support Custom DIMMs of different types than an UDIMM, such as RDIMM and LRDIMM. Created in mss_eff_cnfg</description>
+ <simpleType>
+ <uint8_t>
+ <default>0</default>
+ </uint8_t>
+ </simpleType>
+ <persistency>volatile-zeroed</persistency>
+ <readable/>
+ <writeable/>
+ <hwpfToHbAttrMap>
+ <id>ATTR_EFF_CUSTOM_DIMM</id>
+ <macro>DIRECT</macro>
+ </hwpfToHbAttrMap>
+</attribute>
+
+<attribute>
<id>EFF_DRAM_WIDTH</id>
<description>DRAM Device Width. Initialized and used by HWPs.</description>
<simpleType>
@@ -8113,6 +8130,41 @@ firmware notes: Used as override attribute for pstate procedure
</attribute>
<attribute>
+ <id>MSS_ZSERIES</id>
+ <description>Determines if the code is Zseries type or P Series. The platform determines this and this attribute is mostly used in the initfiles so that we can share the same initialization code with the zSeries team</description>
+ <simpleType>
+ <uint8_t>
+ <default>0</default>
+ </uint8_t>
+ </simpleType>
+ <persistency>non-volatile</persistency>
+ <readable/>
+ <hwpfToHbAttrMap>
+ <id>ATTR_MSS_ZSERIES</id>
+ <macro>DIRECT</macro>
+ </hwpfToHbAttrMap>
+</attribute>
+
+<!-- Note: This looks incorrect because memory_attributes.xml says it is platInit (therefore we should set it up to a sensible value),
+ but recent discussions have concluded that a HWP will fill this in, this implementation is correct, memory_attributes.xml will eventually change. -->
+<attribute>
+ <id>MSS_NWELL_MISPLACEMENT</id>
+ <description>Set by the platform depending on DD1 vs DD1.01. If true, then SI settings affected by the NWELL problem are adjusted. Used in eff_config</description>
+ <simpleType>
+ <uint8_t>
+ <default>0</default>
+ </uint8_t>
+ </simpleType>
+ <persistency>volatile-zeroed</persistency>
+ <readable/>
+ <writeable/>
+ <hwpfToHbAttrMap>
+ <id>ATTR_MSS_NWELL_MISPLACEMENT</id>
+ <macro>DIRECT</macro>
+ </hwpfToHbAttrMap>
+</attribute>
+
+<attribute>
<id>MSS_INTERLEAVE_ENABLE</id>
<description>Used in the setting of groups. It is a bit vector. If the value BITWISE_AND 1 = 1 then groups of 1 are enabled with special checkerboard modes needed, if the value BITWISE_AND 2 = 2, then groups of 2 are possible; if value BITWISE_AND 4, the groups of 4 are possible; if value BITWISE_AND 8, the groups of 8 are possible. If no groups can formed according to this input, then an error will be thrown.</description>
<simpleType>
@@ -9280,6 +9332,23 @@ Measured in GB</description>
</hwpfToHbAttrMap>
</attribute>
+<attribute>
+ <id>MSS_PSRO</id>
+ <description>Set by the centaur mss_get_cen_ecid function used diagnostic and chip characterization reporting</description>
+ <simpleType>
+ <uint8_t>
+ <default>0</default>
+ </uint8_t>
+ </simpleType>
+ <persistency>volatile-zeroed</persistency>
+ <readable/>
+ <writeable/>
+ <hwpfToHbAttrMap>
+ <id>ATTR_MSS_PSRO</id>
+ <macro>DIRECT</macro>
+ </hwpfToHbAttrMap>
+</attribute>
+
<!-- ===== End Attributes supporting memory_attributes.xml HWPF Attributes ===== -->
<attribute>
@@ -9346,29 +9415,33 @@ Measured in GB</description>
<simpleType>
<uint8_t>
<default>
- 0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,
- 0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,
- 0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,
- 0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,
- 0x3f,0x44,0x11,0x00,0x00,0x00,0x7e,0x88,0x22,0x00,
- 0x00,0x00,0xfd,0x10,0x44,0x00,0x00,0x01,0xfa,0x20,
- 0x88,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,
- 0x40,0x00,0x40,0x00,0xe0,0x00,0x00,0xa5,0x83,0xa0,
- 0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,
- 0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,
- 0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,
- 0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,
- 0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,
- 0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,
- 0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,
- 0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,
- 0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,
- 0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,
- 0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,
- 0x00,0x00
+ 0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,
+ 0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,
+ 0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,
+ 0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,
+ 0x3F,0x44,0x11,0x00,0x00,0x00,0x7E,0x88,0x22,0x00,
+ 0x00,0x00,0xFD,0x10,0x44,0x00,0x00,0x01,0xFA,0x20,
+ 0x88,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,
+ 0x40,0x00,0x40,0x00,0xE0,0x01,0x00,0xA5,0x88,0x60,
+ 0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,
+ 0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,
+ 0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,
+ 0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,
+ 0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,
+ 0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,
+ 0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,
+ 0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,
+ 0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,
+ 0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,
+ 0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,
+ 0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,
+ 0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,
+ 0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,
+ 0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,
+ 0x00
</default>
</uint8_t>
- <array>192</array>
+ <array>231</array>
</simpleType>
<persistency>volatile</persistency>
<readable/>
diff --git a/src/usr/targeting/common/xmltohb/target_types.xml b/src/usr/targeting/common/xmltohb/target_types.xml
index 5376ab19c..cc326aa98 100644
--- a/src/usr/targeting/common/xmltohb/target_types.xml
+++ b/src/usr/targeting/common/xmltohb/target_types.xml
@@ -145,6 +145,7 @@
<!-- End proc_select_boot_master attributes -->
<attribute><id>ENABLED_THREADS</id></attribute>
+ <attribute><id>MSS_ZSERIES</id></attribute>
</targetType>
<targetType>
@@ -338,12 +339,12 @@
<attribute><id>SBE_SEEPROM_I2C_DEVICE_ADDRESS</id></attribute>
<attribute><id>SBE_SEEPROM_I2C_PORT</id></attribute>
<attribute><id>PNOR_I2C_ADDRESS_BYTES</id></attribute>
- <!-- End Supporting poreve_memory_attributes.xml -->
- <!-- ===== Begin supporting A/X bus enable in p8_xip_customize_attributes.xml ===== -->
+ <!-- End Supporting poreve_memory_attributes.xml -->
+ <!-- ===== Begin supporting A/X bus enable in p8_xip_customize_attributes.xml ===== -->
<attribute><id>PROC_A_ENABLE</id></attribute>
<attribute><id>PROC_X_ENABLE</id></attribute>
- <!-- ===== End supporting A/X bus enable in p8_xip_customize_attributes.xml ===== -->
-
+ <!-- ===== End supporting A/X bus enable in p8_xip_customize_attributes.xml ===== -->
+
</targetType>
<targetType>
@@ -684,6 +685,7 @@
<attribute><id>EFF_DIMM_RANKS_CONFIGED</id></attribute>
<attribute><id>EFF_NUM_RANKS_PER_DIMM</id></attribute>
<attribute><id>EFF_DIMM_TYPE</id></attribute>
+ <attribute><id>EFF_CUSTOM_DIMM</id></attribute>
<attribute><id>EFF_DRAM_WIDTH</id></attribute>
<attribute><id>EFF_DRAM_GEN</id></attribute>
<attribute><id>EFF_PRIMARY_RANK_GROUP0</id></attribute>
@@ -996,6 +998,8 @@
<attribute><id>PNOR_I2C_ADDRESS_BYTES</id></attribute>
<!-- End poreve_memory_attributes.xml -->
<attribute><id>VPD_REC_NUM</id></attribute>
+ <attribute><id>MSS_PSRO</id></attribute>
+ <attribute><id>MSS_NWELL_MISPLACEMENT</id></attribute>
</targetType>
<!-- Centaur MBS -->
OpenPOWER on IntegriCloud