summaryrefslogtreecommitdiffstats
path: root/src/usr/targeting/common/genHwsvMrwXml.pl
diff options
context:
space:
mode:
Diffstat (limited to 'src/usr/targeting/common/genHwsvMrwXml.pl')
-rwxr-xr-xsrc/usr/targeting/common/genHwsvMrwXml.pl11
1 files changed, 10 insertions, 1 deletions
diff --git a/src/usr/targeting/common/genHwsvMrwXml.pl b/src/usr/targeting/common/genHwsvMrwXml.pl
index 615fb1e4f..501fe1dd8 100755
--- a/src/usr/targeting/common/genHwsvMrwXml.pl
+++ b/src/usr/targeting/common/genHwsvMrwXml.pl
@@ -229,11 +229,20 @@ push @systemAttr,
$reqPol->{'processor-refclock-frequency-khz'}->{content},
"FREQ_MEM_REFCLOCK", $reqPol->{'memory-refclock-frequency'}->{content},
"BOOT_FREQ_MHZ", $reqPol->{'boot-frequency'}->{content},
+ "FREQ_A_MHZ", $reqPol->{'proc_a_frequency'}->{content},
+ "FREQ_PB_MHZ", $reqPol->{'proc_pb_frequency'}->{content},
+ "NEST_FREQ_MHZ", $reqPol->{'proc_pb_frequency'}->{content},
+ "FREQ_PCIE_MHZ", $reqPol->{'proc_pcie_frequency'}->{content},
+ "FREQ_X_MHZ", $reqPol->{'proc_x_frequency'}->{content},
+# TODO: RTC 155880
+# The attributes in this block have their names changed from ATTR_x to ATTR_x_MHZ (above).
+# The old definitions are left assigned in this block in order to avoid FSP CI failure.
+# They are to be removed when code in FSP are updated to use the new names.
"FREQ_A", $reqPol->{'proc_a_frequency'}->{content},
"FREQ_PB", $reqPol->{'proc_pb_frequency'}->{content},
- "NEST_FREQ_MHZ", $reqPol->{'proc_pb_frequency'}->{content},
"FREQ_PCIE", $reqPol->{'proc_pcie_frequency'}->{content},
"FREQ_X", $reqPol->{'proc_x_frequency'}->{content},
+# End TODO: RTC 155880
"MSS_MBA_ADDR_INTERLEAVE_BIT", $reqPol->{'mss_mba_addr_interleave_bit'},
"MSS_MBA_CACHELINE_INTERLEAVE_MODE",
$reqPol->{'mss_mba_cacheline_interleave_mode'},
OpenPOWER on IntegriCloud