summaryrefslogtreecommitdiffstats
path: root/src/include/usr/intr/intr_reasoncodes.H
diff options
context:
space:
mode:
Diffstat (limited to 'src/include/usr/intr/intr_reasoncodes.H')
-rw-r--r--src/include/usr/intr/intr_reasoncodes.H47
1 files changed, 25 insertions, 22 deletions
diff --git a/src/include/usr/intr/intr_reasoncodes.H b/src/include/usr/intr/intr_reasoncodes.H
index 489eda68a..b336f8b14 100644
--- a/src/include/usr/intr/intr_reasoncodes.H
+++ b/src/include/usr/intr/intr_reasoncodes.H
@@ -1,25 +1,25 @@
-// IBM_PROLOG_BEGIN_TAG
-// This is an automatically generated prolog.
-//
-// $Source: src/include/usr/intr/intr_reasoncodes.H $
-//
-// IBM CONFIDENTIAL
-//
-// COPYRIGHT International Business Machines Corp. 2011
-//
-// p1
-//
-// Object Code Only (OCO) source materials
-// Licensed Internal Code Source Materials
-// IBM HostBoot Licensed Internal Code
-//
-// The source code for this program is not published or other-
-// wise divested of its trade secrets, irrespective of what has
-// been deposited with the U.S. Copyright Office.
-//
-// Origin: 30
-//
-// IBM_PROLOG_END
+/* IBM_PROLOG_BEGIN_TAG */
+/* This is an automatically generated prolog. */
+/* */
+/* $Source: src/include/usr/intr/intr_reasoncodes.H $ */
+/* */
+/* IBM CONFIDENTIAL */
+/* */
+/* COPYRIGHT International Business Machines Corp. 2011,2012 */
+/* */
+/* p1 */
+/* */
+/* Object Code Only (OCO) source materials */
+/* Licensed Internal Code Source Materials */
+/* IBM HostBoot Licensed Internal Code */
+/* */
+/* The source code for this program is not published or otherwise */
+/* divested of its trade secrets, irrespective of what has been */
+/* deposited with the U.S. Copyright Office. */
+/* */
+/* Origin: 30 */
+/* */
+/* IBM_PROLOG_END_TAG */
#ifndef INTR_REASONCODES_H
#define INTR_REASONCODES_H
@@ -35,6 +35,8 @@ namespace INTR
MOD_INTR_REGISTER = 0x03, /**< intrrp.C : INTR::registerMsgQ */
MOD_INTRRP_CHECKADDRESS = 0x04, /**< intrrp.C : IntrRp::checkAddress */
MOD_INTRRP_REGISTERINTERRUPT = 0x05, /**< intrrp.C : IntrRp::registerInterrupt */
+ MOD_INTR_ENABLE_PSI_INTR = 0x06, /**< intrrp.C : INTR::enablePsiIntr */
+ MOD_INTR_INIT_XIVR = 0x07, /**< intrrp.C : INTR::initXIVR */
};
enum IntrReasonCode
@@ -43,6 +45,7 @@ namespace INTR
RC_REGISTRY_NOT_READY = INTR_COMP_ID | 0x02,
RC_RP_NOT_INITIALIZED = INTR_COMP_ID | 0x03,
RC_BAD_VIRTUAL_IO_ADDRESS = INTR_COMP_ID | 0x04,
+ RC_BAD_ISN = INTR_COMP_ID | 0x05,
};
};
OpenPOWER on IntegriCloud