summaryrefslogtreecommitdiffstats
path: root/src/include/usr/hwpf/hwp/erepairConsts.H
diff options
context:
space:
mode:
Diffstat (limited to 'src/include/usr/hwpf/hwp/erepairConsts.H')
-rw-r--r--src/include/usr/hwpf/hwp/erepairConsts.H83
1 files changed, 75 insertions, 8 deletions
diff --git a/src/include/usr/hwpf/hwp/erepairConsts.H b/src/include/usr/hwpf/hwp/erepairConsts.H
index b67e27d39..2fb0f6e5a 100644
--- a/src/include/usr/hwpf/hwp/erepairConsts.H
+++ b/src/include/usr/hwpf/hwp/erepairConsts.H
@@ -48,9 +48,61 @@ namespace EREPAIR
const uint8_t INVALID_FAIL_LANE_NUMBER = 0xFF;
+// X-Bus is 78+2 lanes wide in 8 byte mode
+// X-Bus is 44+2 lanes wide in 4 byte mode
+// Data lanes numbering: 0 - 77 in 8 byte mode
+// Spare lanes numbering: 78, 79 in 8 byte mode
+// Data lanes numbering: 0 - 43 in 4 byte mode
+// Spare lanes numbering: 44, 45 in 8 byte mode
+const uint8_t XBUS_8_ACTIVE_LANE_START = 0;
+const uint8_t XBUS_8_ACTIVE_LANE_END = 77;
+const uint8_t XBUS_8_SPARE_LANE_1 = 78;
+const uint8_t XBUS_8_SPARE_LANE_2 = 79;
+
+const uint8_t XBUS_4_ACTIVE_LANE_START = 0;
+const uint8_t XBUS_4_ACTIVE_LANE_END = 43;
+const uint8_t XBUS_4_SPARE_LANE_1 = 44;
+const uint8_t XBUS_4_SPARE_LANE_2 = 45;
+
+const uint8_t XBUS_SPARE_DEPLOY_LANE_1 = 0;
+const uint8_t XBUS_SPARE_DEPLOY_LANE_2 = 1;
+const uint8_t XBUS_MAXSPARES_IN_HW = 2;
+
+// A-Bus is 21+1 lanes wide.
+// Data lanes numbering: 0 - 20
+// Spare lane numbering: 21
+const uint8_t ABUS_ACTIVE_LANE_START = 0;
+const uint8_t ABUS_ACTIVE_LANE_END = 20;
+
+const uint8_t ABUS_SPARE_LANE_1 = 21;
+const uint8_t ABUS_SPARE_DEPLOY_LANE_1 = 0;
+const uint8_t ABUS_MAXSPARES_IN_HW = 1;
+
+// UpStream DMI-Bus is 21+2 lanes wide.
+// Data lanes numbering: 0 - 20
+// Spare lanes numbering: 21, 22
+const uint8_t DMIBUS_UPSTREAM_ACTIVE_LANE_START = 0;
+const uint8_t DMIBUS_UPSTREAM_ACTIVE_LANE_END = 20;
+
+const uint8_t DMIBUS_UPSTREAM_SPARE_LANE_1 = 21;
+const uint8_t DMIBUS_UPSTREAM_SPARE_LANE_2 = 22;
+
+// DownStream DMI-Bus is 14+2 lanes wide.
+// Data lanes numbering: 0 - 13
+// Spare lanes numbering: 14, 15
+const uint8_t DMIBUS_DOWNSTREAM_ACTIVE_LANE_START = 0;
+const uint8_t DMIBUS_DOWNSTREAM_ACTIVE_LANE_END = 13;
+
+const uint8_t DMIBUS_DOWNSTREAM_SPARE_LANE_1 = 14;
+const uint8_t DMIBUS_DOWNSTREAM_SPARE_LANE_2 = 15;
+
+const uint8_t DMIBUS_SPARE_DEPLOY_LANE_1 = 0;
+const uint8_t DMIBUS_SPARE_DEPLOY_LANE_2 = 1;
+const uint8_t DMIBUS_MAXSPARES_IN_HW = 2;
+
enum busType
{
- EREPAIR_UNKNOWN_BUS_TYPE = 0,
+ UNKNOWN_BUS_TYPE = 0,
PROCESSOR_EI4 = 1,
PROCESSOR_EDI = 2,
MEMORY_EDI = 3
@@ -58,7 +110,7 @@ enum busType
enum interfaceType
{
- EREPAIR_UNKNOWN_INT_TYPE = 0,
+ UNKNOWN_INT_TYPE = 0,
PBUS_DRIVER = 1, // X-Bus, A-Bus transmit
PBUS_RECEIVER = 2, // X-Bus, A-Bus receive
DMI_MCS_RECEIVE = 3, // MCS receive
@@ -73,11 +125,24 @@ enum interfaceType
* VPD Structures.
*****************************************************************************/
+// eRepair Header
+struct eRepairHeader
+{
+ struct
+ {
+ uint8_t eye1;
+ uint8_t eye2;
+ uint8_t eye3;
+ }eyeCatcher;
+
+ uint8_t numRecords;
+};
+
// Device info structure of the P8 Processor
struct eRepairProcDevInfo
{
uint8_t processor_id;// Range:0x00-0xFF. Value:Processor MRU IDs
- uint8_t fabricBus; // Range:0x00-0xFF. Value:FabricBus(ATTR_CHIP_UNIT_POS)
+ uint8_t fabricBus; // Range:0x00-0xFF. Value: FabricBus(ATTR_CHIP_UNIT_POS)
};
// eRepair structure for failing lanes on Power Bus
@@ -95,8 +160,8 @@ struct eRepairPowerBus
// Device info structure of the endpoints of the Memory Channel
struct eRepairMemDevInfo
{
- uint8_t proc_Centaur_id;// Range:0x00-0xFF.Value:Processor or Centaur MRU ID
- uint8_t memChannel; // Range:0x00-0xFF.Value:MemoryBus(ATTR_CHIP_UNIT_POS)
+ uint8_t proc_centaur_id;// Range:0x00-0xFF.Value:Processor or Centaur MRU ID
+ uint8_t memChannel; // Range:0x00-0xFF.Value: MemoryBus(ATTR_CHIP_UNIT_POS)
};
// eRepair structure of failing lanes on Memory Channel
@@ -104,10 +169,12 @@ struct eRepairMemBus
{
eRepairMemDevInfo device; // Device info of P8 and Centaur
uint8_t type :4;// Range:0x0-0xF. Value:MEMORY_EDI
- uint8_t interface :4;// Range:0x0-0xF. Value:UpIn, UpOut,
- // DownIn, DownOut
+ uint8_t interface :4;// Range:0x0-0xF. Value:MCS_Receive,
+ // MCS_Drive,
+ // memBuf_Receive,
+ // memBuf_Drive
uint8_t failBit; // Range:0x00-0xFF.
- // Value:Failing lane number:0-13 OR 0-19
+ // Value:Failing lane number:0-13 OR 0-20
// depends on DownStream or UpStream
};
OpenPOWER on IntegriCloud