summaryrefslogtreecommitdiffstats
path: root/src/build/citest/etc/patches/patchlist.txt
diff options
context:
space:
mode:
Diffstat (limited to 'src/build/citest/etc/patches/patchlist.txt')
-rw-r--r--src/build/citest/etc/patches/patchlist.txt35
1 files changed, 0 insertions, 35 deletions
diff --git a/src/build/citest/etc/patches/patchlist.txt b/src/build/citest/etc/patches/patchlist.txt
index 456724f60..e0cbde4d1 100644
--- a/src/build/citest/etc/patches/patchlist.txt
+++ b/src/build/citest/etc/patches/patchlist.txt
@@ -5,38 +5,3 @@ Brief description of the problem or reason for patch
-Files: list of files
-Coreq: list of associated changes, e.g. workarounds.presimsetup
-New version of proc_a_x_pll HW procedure requires additional actions
-- RTC 70124 is opened to remove this workaround.
-- Defect SW199610 is used to check the permanent workaround into fips810
-- Files
- src/build/citest/etc/workarounds.postsimsetup
- src/build/citest/etc/patches/patchlist.txt
- src/build/citest/etc/patches/s1.act_proc_a_x_pll_patch
-- CoReq: N/A
-
-Add action for L3 purge register.
--RTC: 67762
--CMVC: 876083
--Files: p8_ex_l3purge.act
--Coreq: None
-
-Add POR setting for TBROM scom register
--RTC: 72729
--CMVC: 885548, 885681, 886545, 887736
--Files
- src/build/citest/etc/workarounds.postsimsetup
- src/build/citest/etc/patches/patchlist.txt
- src/build/citest/etc/patches/p8_master.por
- Indirectly: p8_slave.por, s1_master.por, s1_slave.por
--Coreq: None
-
-Add action for SBE to set Thread Count
--RTC: 76712
--CMVC: 889344
-- Files
- src/build/citest/etc/workarounds.postsimsetup
- src/build/citest/etc/patches/patchlist.txt
- src/build/citest/etc/patches/p8.act_sbe_thread_count_patch
- src/build/citest/etc/patches/s1.act_sbe_thread_count_patch
--Coreq: None
-
OpenPOWER on IntegriCloud