summaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
-rw-r--r--src/import/chips/p9/procedures/hwp/lib/p9_resclk_defines.H139
-rw-r--r--src/import/chips/p9/procedures/hwp/pm/p9_pstate_parameter_block.C183
-rw-r--r--src/import/chips/p9/procedures/hwp/pm/p9_pstate_parameter_block.H12
-rw-r--r--src/import/chips/p9/procedures/xml/attribute_info/pm_plat_attributes.xml12
-rw-r--r--src/usr/targeting/common/xmltohb/attribute_types.xml17
5 files changed, 328 insertions, 35 deletions
diff --git a/src/import/chips/p9/procedures/hwp/lib/p9_resclk_defines.H b/src/import/chips/p9/procedures/hwp/lib/p9_resclk_defines.H
index 7ceb7f554..dc9f7c4bb 100644
--- a/src/import/chips/p9/procedures/hwp/lib/p9_resclk_defines.H
+++ b/src/import/chips/p9/procedures/hwp/lib/p9_resclk_defines.H
@@ -22,3 +22,142 @@
/* permissions and limitations under the License. */
/* */
/* IBM_PROLOG_END_TAG */
+///
+/// @file p9_resclk_defines.H
+/// @brief Defines Resonant Clocking default values (provided by clock team).
+///
+// *HWP HWP Owner:
+// *HWP FW Owner:
+// *HWP Team: PM
+// *HWP Level:
+// *HWP Consumed by:
+
+#ifndef __P9_RESCLK_DEFINES_H__
+#define __P9_RESCLK_DEFINES_H__
+
+#include <vector>
+
+namespace p9_resclk_defines
+{
+typedef struct
+{
+ uint16_t freq;
+ uint8_t idx;
+} rsclk_freq_idx_t;
+//###############################################################################
+// Table 1: Resonant Clocking Control Index
+// consists of 8 entries consisting of a comma-delimited pair.
+// Freq(in Mhz), Index(decimal number between 0 & 63, index into the next table)
+// The first entry is always 0 Mhz. Entries are in ascending order of frequency.
+// Algorithm will search starting at the bottom of the index until it
+// finds the first entry at or below target frequency, then walk to that index.
+//###############################################################################
+std::vector<rsclk_freq_idx_t> const RESCLK_INDEX_VEC =
+{
+ // { Freq, Idx}
+ { 0, 3 },
+ { 1500, 3 },
+ { 2000, 24 },
+ { 3000, 24 },
+ { 3400, 24 },
+ { 3700, 24 },
+ { 3900, 24 },
+ { 4100, 24 }
+};
+//###############################################################################
+// Table 2: Resonant (Core & L2) Grids Control Data
+// 64 entries,each entry a 16-bit hex value.
+// First row corresponds to Index 0 from Table 1. Last row is Index 63.
+// Left aligned hex value corresponding to the first 13-bits of the QACCR register
+// 0:3 SB_STRENGTH; 4 SB_SPARE; 6:7 SB_PULSE_MODE; 8:11 SW_RESCLK; 12 SW_SPARE
+//###############################################################################
+std::vector<uint16_t> const RESCLK_TABLE_VEC =
+{
+ 0x2000,
+ 0x3000,
+ 0x1000,
+ 0x0000,
+ 0x0010,
+ 0x0030,
+ 0x0020,
+ 0x0060,
+ 0x0070,
+ 0x0050,
+ 0x0040,
+ 0x00C0,
+ 0x00D0,
+ 0x00F0,
+ 0x00E0,
+ 0x00A0,
+ 0x00B0,
+ 0x0090,
+ 0x0080,
+ 0x8080,
+ 0x9080,
+ 0xB080,
+ 0xA080,
+ 0xE080,
+ 0xF080,
+ 0xF080,
+ 0xF080,
+ 0xF080,
+ 0xF080,
+ 0xF080,
+ 0xF080,
+ 0xF080,
+ 0xF080,
+ 0xF080,
+ 0xF080,
+ 0xF080,
+ 0xF080,
+ 0xF080,
+ 0xF080,
+ 0xF080,
+ 0xF080,
+ 0xF080,
+ 0xF080,
+ 0xF080,
+ 0xF080,
+ 0xF080,
+ 0xF080,
+ 0xF080,
+ 0xF080,
+ 0xF080,
+ 0xF080,
+ 0xF080,
+ 0xF080,
+ 0xF080,
+ 0xF080,
+ 0xF080,
+ 0xF080,
+ 0xF080,
+ 0xF080,
+ 0xF080,
+ 0xF080,
+ 0xF080,
+ 0xF080,
+ 0xF080
+};
+//###############################################################################
+// Table 3: L3 Grid Control Data
+// 4 entries, each a 8-bit hex value to transition between two modes
+// Entry 0 is the "Full Power" setting
+// Entry 3 is the "Low Power" setting, for use above voltages defined by
+// L3_VOLTAGE_THRESHOLD_MV (ATTR_SYSTEM_RESCLK_L3_VOLTAGE_THRESHOLD_MV)
+// Hex value corresponding to L3 control bits in the QACCR(16:23)
+// 0:3 SB_STRENGTH; (Not supported: 4 SB_SPARE; 5:7 SB_PULSE_MODE)
+//###############################################################################
+std::vector<uint8_t> const L3CLK_TABLE_VEC
+{
+ 0,
+ 1,
+ 3,
+ 2
+};
+//###############################################################################
+// L3 Voltage Threshold (millivolts)
+//###############################################################################
+uint16_t const L3_VOLTAGE_THRESHOLD_MV = 600;
+}
+
+#endif //__P9_RESCLK_DEFINES_H__
diff --git a/src/import/chips/p9/procedures/hwp/pm/p9_pstate_parameter_block.C b/src/import/chips/p9/procedures/hwp/pm/p9_pstate_parameter_block.C
index 54f440651..a666dfa32 100644
--- a/src/import/chips/p9/procedures/hwp/pm/p9_pstate_parameter_block.C
+++ b/src/import/chips/p9/procedures/hwp/pm/p9_pstate_parameter_block.C
@@ -46,6 +46,7 @@
#include <p9_pstate_parameter_block.H>
#include "p9_pm_get_poundv_bucket.H"
#include "p9_pm_get_poundw_bucket.H"
+#include "p9_resclk_defines.H"
fapi2::vdmData_t g_vpdData = {1,
2,
@@ -78,6 +79,7 @@ p9_pstate_parameter_block( const fapi2::Target<fapi2::TARGET_TYPE_PROC_CHIP>& i_
do
{
+ FAPI_TRY(proc_set_resclk_table_attrs(i_target), "proc_set_resclk_table_attrs failed");
// -----------------------------------------------------------
// Clear the PstateSuperStructure and install the magic number
//----------------------------------------------------------
@@ -205,11 +207,6 @@ p9_pstate_parameter_block( const fapi2::Target<fapi2::TARGET_TYPE_PROC_CHIP>& i_
FAPI_INF("Getting VDM points (#W) Data");
FAPI_TRY(proc_get_mvpd_poundw(i_target, l_poundv_bucketId, &l_vdmpb));
- // ----------------
- // get Resonant clocking attributes
- // ----------------
- FAPI_INF("Getting Resonant Clocking Parameters Data");
- FAPI_TRY(proc_res_clock_setup(i_target, &l_resclk_setup));
// ----------------
// get IVRM Parameters data
@@ -304,9 +301,6 @@ p9_pstate_parameter_block( const fapi2::Target<fapi2::TARGET_TYPE_PROC_CHIP>& i_
// IvrmParmBlock
l_globalppb.ivrm = l_ivrmpb;
- // Resonant Clock Grid Management Setup
- l_globalppb.resclk = l_resclk_setup;
-
VpdOperatingPoint l_operating_points[NUM_VPD_PTS_SET][VPD_PV_POINTS];
// Compute VPD points
p9_pstate_compute_vpd_pts(l_operating_points, &l_globalppb);
@@ -316,8 +310,6 @@ p9_pstate_parameter_block( const fapi2::Target<fapi2::TARGET_TYPE_PROC_CHIP>& i_
// Calculate pre-calculated slopes
p9_pstate_compute_PsV_slopes(l_operating_points, &l_globalppb);
- gppb_print(&(l_globalppb));
-
// -----------------------------------------------
// Local parameter block
// -----------------------------------------------
@@ -338,8 +330,6 @@ p9_pstate_parameter_block( const fapi2::Target<fapi2::TARGET_TYPE_PROC_CHIP>& i_
// VDMParmBlock
l_localppb.vdm = l_vdmpb;
- // Resonant Clock Grid Management Setup
- l_localppb.resclk = l_resclk_setup;
l_localppb.dpll_pstate0_value = revle32((revle32(l_localppb.operating_points[ULTRA].frequency_mhz) * 1000 / revle32(
l_globalppb.frequency_step_khz)));
@@ -387,8 +377,17 @@ p9_pstate_parameter_block( const fapi2::Target<fapi2::TARGET_TYPE_PROC_CHIP>& i_
// pstate_max
- oppb_print(&(l_occppb));
+ // ----------------
+ // get Resonant clocking attributes
+ // ----------------
+ FAPI_INF("Getting Resonant Clocking Parameters Data");
+ FAPI_TRY(proc_res_clock_setup(i_target, &l_resclk_setup, &l_globalppb));
+ // Resonant Clock Grid Management Setup
+ l_localppb.resclk = l_resclk_setup;
+ l_globalppb.resclk = l_resclk_setup;
+ gppb_print(&(l_globalppb));
+ oppb_print(&(l_occppb));
// -----------------------------------------------
// Populate Global,local and OCC parameter blocks into Pstate super structure
// -----------------------------------------------
@@ -1366,25 +1365,72 @@ fapi_try_exit:
fapi2::ReturnCode
proc_res_clock_setup ( const fapi2::Target<fapi2::TARGET_TYPE_PROC_CHIP>& i_target,
- ResonantClockingSetup* o_resclk_setup)
+ ResonantClockingSetup* o_resclk_setup,
+ const GlobalPstateParmBlock* i_gppb)
{
FAPI_INF(">> proc_res_clock_setup");
+ uint8_t l_resclk_freq_index[RESCLK_FREQ_REGIONS];
+ uint16_t l_step_delay_ns;
+ uint16_t l_l3_threshold_mv;
uint16_t l_steparray[RESCLK_STEPS];
+ uint16_t l_resclk_freq_regions[RESCLK_FREQ_REGIONS];
+ uint32_t l_ultra_turbo_freq_khz = revle32(i_gppb->reference_frequency_khz);
FAPI_TRY(FAPI_ATTR_GET(fapi2::ATTR_SYSTEM_RESCLK_STEP_DELAY, fapi2::Target<fapi2::TARGET_TYPE_SYSTEM>(),
- o_resclk_setup->step_delay_ns));
+ l_step_delay_ns));
+ o_resclk_setup->step_delay_ns = revle16(l_step_delay_ns);
+ // Resonant Clocking Frequency and Index arrays
FAPI_TRY(FAPI_ATTR_GET(fapi2::ATTR_SYSTEM_RESCLK_FREQ_REGIONS, i_target,
- o_resclk_setup->resclk_freq));
-
+ l_resclk_freq_regions));
FAPI_TRY(FAPI_ATTR_GET(fapi2::ATTR_SYSTEM_RESCLK_FREQ_REGION_INDEX, i_target,
- o_resclk_setup->resclk_index));
+ l_resclk_freq_index));
+
+ // Convert frequencies to pstates
+ for (uint8_t i = 0; i < RESCLK_FREQ_REGIONS; ++i)
+ {
+ Pstate pstate;
+ // Frequencies are given in MHz, convert to KHz
+ uint32_t freq_khz = static_cast<uint32_t>(l_resclk_freq_regions[i]) * 1000;
+ uint8_t idx = l_resclk_freq_index[i];
+
+ // Frequencies need to be capped at Ultra-Turbo, frequencies less-than
+ // the Minimum can be ignored (because this table is walked from
+ // end-begin, and the frequencies are stored in ascending order,
+ // the "walk" will never pass the minimum frequency).
+ if (freq_khz > l_ultra_turbo_freq_khz)
+ {
+ freq_khz = l_ultra_turbo_freq_khz;
+
+ // Need to walk the table backwards to find the index for this frequency
+ for (uint8_t j = i; j >= 0; --j)
+ {
+ if (freq_khz >= (l_resclk_freq_regions[j] * 1000))
+ {
+ idx = l_resclk_freq_index[j];
+ break;
+ }
+ }
+ }
+
+ int rc = freq2pState(i_gppb, freq_khz, &pstate);
+
+ if (!rc)
+ {
+ FAPI_ERR("freq2pState Pstate out-of-bounds!");
+ break;
+ }
+
+ o_resclk_setup->resclk_freq[i] = pstate;
+ o_resclk_setup->resclk_index[i] = idx;
+ }
FAPI_TRY(FAPI_ATTR_GET(fapi2::ATTR_SYSTEM_RESCLK_L3_VALUE, i_target,
o_resclk_setup->l3_steparray));
FAPI_TRY(FAPI_ATTR_GET(fapi2::ATTR_SYSTEM_RESCLK_L3_VOLTAGE_THRESHOLD_MV, i_target,
- o_resclk_setup->l3_threshold_mv));
+ l_l3_threshold_mv));
+ o_resclk_setup->l3_threshold_mv = revle16(l_l3_threshold_mv);
// Resonant Clocking Step array
FAPI_TRY(FAPI_ATTR_GET(fapi2::ATTR_SYSTEM_RESCLK_VALUE, i_target,
@@ -1392,7 +1438,7 @@ proc_res_clock_setup ( const fapi2::Target<fapi2::TARGET_TYPE_PROC_CHIP>& i_targ
for (uint8_t i = 0; i < RESCLK_STEPS; i++)
{
- o_resclk_setup->steparray[i].value = l_steparray[i];
+ o_resclk_setup->steparray[i].value = revle16(l_steparray[i]);
}
fapi_try_exit:
@@ -1942,8 +1988,15 @@ gppb_print(GlobalPstateParmBlock* i_gppb)
FAPI_INF("%s", l_buffer);
}
+ // Resonant Clocking
+ FAPI_DBG("Resonant Clocking Setup:");
+ FAPI_DBG("Pstates ResClk Index");
-
+ for (uint8_t i = 0; i < RESCLK_FREQ_REGIONS; ++i)
+ {
+ FAPI_DBG(" %03d %02d", i_gppb->resclk.resclk_freq[i],
+ i_gppb->resclk.resclk_index[i]);
+ }
FAPI_INF("---------------------------------------------------------------------------------------");
}
@@ -2262,3 +2315,91 @@ fapi_try_exit:
return fapi2::current_err;
}
+
+
+fapi2::ReturnCode
+proc_set_resclk_table_attrs(const fapi2::Target<fapi2::TARGET_TYPE_PROC_CHIP>& i_target)
+{
+ uint8_t l_resclk_freq_index[RESCLK_FREQ_REGIONS];
+ uint8_t l_l3_steparray[RESCLK_L3_STEPS];
+ uint16_t l_resclk_freq_regions[RESCLK_FREQ_REGIONS];
+ uint16_t l_resclk_value[RESCLK_STEPS];
+ uint16_t l_l3_threshold_mv;
+
+ // Perform some basic sanity checks on the header datastructures (since
+ // the header values are provided by another team)
+ if (p9_resclk_defines::RESCLK_INDEX_VEC.size() != RESCLK_FREQ_REGIONS)
+ {
+ FAPI_ERR("p9_resclk_defines.h RESCLK_INDEX_VEC.size()=%d != p9_pstates.h RESCLK_FREQ_REGIONS=%d",
+ p9_resclk_defines::RESCLK_INDEX_VEC.size(), RESCLK_FREQ_REGIONS);
+ }
+ else if (p9_resclk_defines::RESCLK_TABLE_VEC.size() != RESCLK_STEPS)
+ {
+ FAPI_ERR("p9_resclk_defines.h RESCLK_TABLE_VEC.size()=%d != p9_pstates.h RESCLK_STEPS=%d",
+ p9_resclk_defines::RESCLK_TABLE_VEC.size(), RESCLK_STEPS);
+ }
+ else if (p9_resclk_defines::L3CLK_TABLE_VEC.size() != RESCLK_L3_STEPS)
+ {
+ FAPI_ERR("p9_resclk_defines.h L3CLK_TABLE_VEC.size()=%d != p9_pstates.h RESCLK_L3_STEPS=%d",
+ p9_resclk_defines::L3CLK_TABLE_VEC.size(), RESCLK_L3_STEPS);
+ }
+
+ FAPI_TRY(FAPI_ATTR_GET(fapi2::ATTR_SYSTEM_RESCLK_L3_VALUE, i_target,
+ l_l3_steparray));
+ FAPI_TRY(FAPI_ATTR_GET(fapi2::ATTR_SYSTEM_RESCLK_FREQ_REGIONS, i_target,
+ l_resclk_freq_regions));
+ FAPI_TRY(FAPI_ATTR_GET(fapi2::ATTR_SYSTEM_RESCLK_FREQ_REGION_INDEX, i_target,
+ l_resclk_freq_index));
+ FAPI_TRY(FAPI_ATTR_GET(fapi2::ATTR_SYSTEM_RESCLK_VALUE, i_target,
+ l_resclk_value));
+ FAPI_TRY(FAPI_ATTR_GET(fapi2::ATTR_SYSTEM_RESCLK_L3_VOLTAGE_THRESHOLD_MV, i_target,
+ l_l3_threshold_mv));
+
+ for (uint8_t i = 0; i < RESCLK_FREQ_REGIONS; ++i)
+ {
+ if (l_resclk_freq_regions[i] == 0)
+ {
+ l_resclk_freq_regions[i] = p9_resclk_defines::RESCLK_INDEX_VEC.at(i).freq;
+ }
+
+ if (l_resclk_freq_index[i] == 0)
+ {
+ l_resclk_freq_index[i] = p9_resclk_defines::RESCLK_INDEX_VEC.at(i).idx;
+ }
+ }
+
+ for (uint8_t i = 0; i < RESCLK_STEPS; ++i)
+ {
+ if (l_resclk_value[i] == 0)
+ {
+ l_resclk_value[i] = p9_resclk_defines::RESCLK_TABLE_VEC.at(i);
+ }
+ }
+
+ for (uint8_t i = 0; i < RESCLK_L3_STEPS; ++i)
+ {
+ if (l_l3_steparray[i] == 0)
+ {
+ l_l3_steparray[i] = p9_resclk_defines::L3CLK_TABLE_VEC.at(i);
+ }
+ }
+
+ if(l_l3_threshold_mv == 0)
+ {
+ l_l3_threshold_mv = p9_resclk_defines::L3_VOLTAGE_THRESHOLD_MV;
+ }
+
+ FAPI_TRY(FAPI_ATTR_SET(fapi2::ATTR_SYSTEM_RESCLK_L3_VALUE, i_target,
+ l_l3_steparray));
+ FAPI_TRY(FAPI_ATTR_SET(fapi2::ATTR_SYSTEM_RESCLK_FREQ_REGIONS, i_target,
+ l_resclk_freq_regions));
+ FAPI_TRY(FAPI_ATTR_SET(fapi2::ATTR_SYSTEM_RESCLK_FREQ_REGION_INDEX, i_target,
+ l_resclk_freq_index));
+ FAPI_TRY(FAPI_ATTR_SET(fapi2::ATTR_SYSTEM_RESCLK_VALUE, i_target,
+ l_resclk_value));
+ FAPI_TRY(FAPI_ATTR_SET(fapi2::ATTR_SYSTEM_RESCLK_L3_VOLTAGE_THRESHOLD_MV, i_target,
+ l_l3_threshold_mv));
+
+fapi_try_exit:
+ return fapi2::current_err;
+}
diff --git a/src/import/chips/p9/procedures/hwp/pm/p9_pstate_parameter_block.H b/src/import/chips/p9/procedures/hwp/pm/p9_pstate_parameter_block.H
index 16eec80bd..04fec05da 100644
--- a/src/import/chips/p9/procedures/hwp/pm/p9_pstate_parameter_block.H
+++ b/src/import/chips/p9/procedures/hwp/pm/p9_pstate_parameter_block.H
@@ -429,12 +429,14 @@ proc_get_vdm_parms ( const fapi2::Target<fapi2::TARGET_TYPE_PROC_CHIP>& i_target
/// @brief Get resonant clocking parameters from attributes
/// @param[in] i_target => Chip Target
/// @param[out] o_resclk_setup => Resonant clocking setup
+/// @param[in] i_gppb => The Global Pstate Parameter Block
/// @return FAPI2::SUCCESS
/// ----------------------------------------------------------------
fapi2::ReturnCode
proc_res_clock_setup ( const fapi2::Target<fapi2::TARGET_TYPE_PROC_CHIP>& i_target,
- ResonantClockingSetup* o_resclk_setup);
+ ResonantClockingSetup* o_resclk_setup,
+ const GlobalPstateParmBlock* i_gppb);
/// ----------------------------------------------------------------
/// @brief Get IVRM parameters from attributes
@@ -447,6 +449,13 @@ fapi2::ReturnCode
proc_get_ivrm_parms ( const fapi2::Target<fapi2::TARGET_TYPE_PROC_CHIP>& i_target,
IvrmParmBlock* o_ivrmpb);
+/// -------------------------------------------------------------------
+/// @brief Set Resonant Clocking "array"/"table" attributes using p9_resclk_defines.h
+/// @param[in] i_target => Chip Target
+/// @return FAPI2::SUCCESS
+/// -------------------------------------------------------------------
+fapi2::ReturnCode
+proc_set_resclk_table_attrs(const fapi2::Target<fapi2::TARGET_TYPE_PROC_CHIP>& i_target);
//
// p9_pstate_compute_vpd_pts
@@ -515,7 +524,6 @@ extern "C"
fapi2::ReturnCode
p9_pstate_parameter_block( const fapi2::Target<fapi2::TARGET_TYPE_PROC_CHIP>& i_target,
PstateSuperStructure* io_pss);
-
} // extern C
diff --git a/src/import/chips/p9/procedures/xml/attribute_info/pm_plat_attributes.xml b/src/import/chips/p9/procedures/xml/attribute_info/pm_plat_attributes.xml
index 3424a2d7d..cc87473b4 100644
--- a/src/import/chips/p9/procedures/xml/attribute_info/pm_plat_attributes.xml
+++ b/src/import/chips/p9/procedures/xml/attribute_info/pm_plat_attributes.xml
@@ -1440,10 +1440,10 @@
Consumers: p9_pstate_parameter_block
</description>
- <valueType>uint8</valueType>
+ <valueType>uint16</valueType>
<array>8</array>
- <platInit/>
<initToZero/>
+ <writeable/>
</attribute>
<!-- ********************************************************************* -->
<attribute>
@@ -1462,8 +1462,8 @@
</description>
<valueType>uint8</valueType>
<array>8</array>
- <platInit/>
<initToZero/>
+ <writeable/>
</attribute>
<!-- ********************************************************************* -->
<attribute>
@@ -1478,8 +1478,8 @@
</description>
<valueType>uint16</valueType>
<array>64</array>
- <platInit/>
<initToZero/>
+ <writeable/>
</attribute>
<!-- ********************************************************************* -->
<attribute>
@@ -1510,8 +1510,8 @@
</description>
<valueType>uint8</valueType>
<array>4</array>
- <platInit/>
<initToZero/>
+ <writeable/>
</attribute>
<!-- ********************************************************************* -->
<attribute>
@@ -1529,8 +1529,8 @@
Consumers: p9_pstate_parameter_block
</description>
<valueType>uint16</valueType>
- <platInit/>
<initToZero/>
+ <writeable/>
</attribute>
<!-- ********************************************************************* -->
<attribute>
diff --git a/src/usr/targeting/common/xmltohb/attribute_types.xml b/src/usr/targeting/common/xmltohb/attribute_types.xml
index 6096ed292..4a7995c2c 100644
--- a/src/usr/targeting/common/xmltohb/attribute_types.xml
+++ b/src/usr/targeting/common/xmltohb/attribute_types.xml
@@ -31891,11 +31891,12 @@ Measured in GB</description>
</description>
<simpleType>
- <uint8_t></uint8_t>
+ <uint16_t></uint16_t>
<array>8</array>
</simpleType>
- <persistency>non-volatile</persistency>
+ <persistency>volatile-zeroed</persistency>
<readable/>
+ <writeable/>
<hwpfToHbAttrMap>
<id>ATTR_SYSTEM_RESCLK_FREQ_REGIONS</id>
<macro>DIRECT</macro>
@@ -31919,8 +31920,9 @@ Measured in GB</description>
<uint8_t></uint8_t>
<array>8</array>
</simpleType>
- <persistency>non-volatile</persistency>
+ <persistency>volatile-zeroed</persistency>
<readable/>
+ <writeable/>
<hwpfToHbAttrMap>
<id>ATTR_SYSTEM_RESCLK_FREQ_REGION_INDEX</id>
<macro>DIRECT</macro>
@@ -31940,8 +31942,9 @@ Measured in GB</description>
<uint16_t></uint16_t>
<array>64</array>
</simpleType>
- <persistency>non-volatile</persistency>
+ <persistency>volatile-zeroed</persistency>
<readable/>
+ <writeable/>
<hwpfToHbAttrMap>
<id>ATTR_SYSTEM_RESCLK_VALUE</id>
<macro>DIRECT</macro>
@@ -31977,8 +31980,9 @@ Measured in GB</description>
<uint8_t></uint8_t>
<array>4</array>
</simpleType>
- <persistency>non-volatile</persistency>
+ <persistency>volatile-zeroed</persistency>
<readable/>
+ <writeable/>
<hwpfToHbAttrMap>
<id>ATTR_SYSTEM_RESCLK_L3_VALUE</id>
<macro>DIRECT</macro>
@@ -32001,8 +32005,9 @@ Measured in GB</description>
<simpleType>
<uint16_t></uint16_t>
</simpleType>
- <persistency>non-volatile</persistency>
+ <persistency>volatile-zeroed</persistency>
<readable/>
+ <writeable/>
<hwpfToHbAttrMap>
<id>ATTR_SYSTEM_RESCLK_L3_VOLTAGE_THRESHOLD_MV</id>
<macro>DIRECT</macro>
OpenPOWER on IntegriCloud