summaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
-rw-r--r--src/build/citest/etc/patches/centaur.act42
-rw-r--r--src/build/citest/etc/patches/patchlist.txt6
-rwxr-xr-xsrc/build/citest/etc/workarounds.presimsetup6
3 files changed, 53 insertions, 1 deletions
diff --git a/src/build/citest/etc/patches/centaur.act b/src/build/citest/etc/patches/centaur.act
new file mode 100644
index 000000000..f0e4a92c8
--- /dev/null
+++ b/src/build/citest/etc/patches/centaur.act
@@ -0,0 +1,42 @@
+# IBM_PROLOG_BEGIN_TAG
+# This is an automatically generated prolog.
+#
+# fips760 src/simu/data/cec-chip/centaur.act 1.1
+#
+# IBM CONFIDENTIAL
+#
+# OBJECT CODE ONLY SOURCE MATERIALS
+#
+# COPYRIGHT International Business Machines Corp. 2005,2011
+# All Rights Reserved
+#
+# The source code for this program is not published or otherwise
+# divested of its trade secrets, irrespective of what has been
+# deposited with the U.S. Copyright Office.
+#
+# IBM_PROLOG_END_TAG
+# Flag PTR/DCR# Userid Date Description
+# LAST_VERSION_FROM_CC:
+# $Source: fips760 fsp/src/simu/data/cec-chip/centaur.act 1$
+
+# ---- -------- -------- -------- -----------
+#********************************************************************
+# jr01 swxxxxxx jrost 09/29/11 File creation from supernova
+#********************************************************************
+#
+
+CAUSE_EFFECT {
+ LABEL=[MBA01_MSS_CCS_START]
+ WATCH=[REG(0x030106A5)] # CCS_CNTLQ_AB_REG
+ CAUSE: TARGET=[REG(0x030106A5)] OP=[BIT,ON] BIT=[0] # Set Start bit
+ EFFECT: TARGET=[REG(0x030106A5)] OP=[BIT,OFF] BIT=[0] # Selfclear Start bit
+ EFFECT: TARGET=[REG(0x030106A6)] OP=[BIT,ON] BIT=[1] # Set Done bit
+}
+
+CAUSE_EFFECT {
+ LABEL=[MBA23_MSS_CCS_START]
+ WATCH=[REG(0x03010EA5)] # CCS_CNTLQ_AB_REG
+ CAUSE: TARGET=[REG(0x03010EA5)] OP=[BIT,ON] BIT=[0] # Set Start bit
+ EFFECT: TARGET=[REG(0x03010EA5)] OP=[BIT,OFF] BIT=[0] # Selfclear Start bit
+ EFFECT: TARGET=[REG(0x03010EA6)] OP=[BIT,ON] BIT=[1] # Set Done bit
+}
diff --git a/src/build/citest/etc/patches/patchlist.txt b/src/build/citest/etc/patches/patchlist.txt
index 4ad66ac3f..fdaef92ca 100644
--- a/src/build/citest/etc/patches/patchlist.txt
+++ b/src/build/citest/etc/patches/patchlist.txt
@@ -4,4 +4,8 @@ Enable ECCB-based LPC/PNOR access (temporary)
-Files: p8_pnor.act
-Coreq: associated changes are also in workarounds.presimsetup
-
+Update centaur.act for running DRAM hardware procedures
+-RTC: Story 38362 will be used to remove the patch
+-CQ: SW127616
+-Files: centaur.act
+-Coreq: the file is copied in place by the workarounds.presimsetup
diff --git a/src/build/citest/etc/workarounds.presimsetup b/src/build/citest/etc/workarounds.presimsetup
index b7653947e..6e10b8e81 100755
--- a/src/build/citest/etc/workarounds.presimsetup
+++ b/src/build/citest/etc/workarounds.presimsetup
@@ -63,6 +63,12 @@ cp $HOSTBOOTROOT/src/build/citest/etc/patches/p8_pnor.act $sb/simu/data/cec-chip
#fixme
+echo "+++ Copy new centaur.act for DRAM hardware procedures."
+mkdir -p $sb/simu/data/cec-chip/
+cp $HOSTBOOTROOT/src/build/citest/etc/patches/centaur.act $sb/simu/data/cec-chip/
+#fixme
+
+
echo "+++ Update to new phyp and mambo level."
mkdir -p $sb/simu/data
cp --update $BACKING_BUILD/src/simu/data/simicsInfo $sb/simu/data/simicsInfo
OpenPOWER on IntegriCloud