summaryrefslogtreecommitdiffstats
path: root/src
diff options
context:
space:
mode:
authorNick Klazynski <jklazyns@us.ibm.com>2018-08-21 09:24:26 -0500
committerChristian R. Geddes <crgeddes@us.ibm.com>2018-08-24 12:28:23 -0500
commit874b5b34b0b7595e7eef5ce3374a4ff0ec769861 (patch)
tree39f5b7f76e4d6bd9808efd74dd05dbdd77edb76a /src
parent080d25563d0b1d14828a5f064222787c3409ce70 (diff)
downloadtalos-hostboot-874b5b34b0b7595e7eef5ce3374a4ff0ec769861.tar.gz
talos-hostboot-874b5b34b0b7595e7eef5ce3374a4ff0ec769861.zip
Workaround for SW440224
Change-Id: I3588f2c5dca9e41c524131574f3557aa16b3996c CQ: SW440224 Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/64929 Reviewed-by: Manish K. Chowdhary <manichow@in.ibm.com> Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: HWSV CI <hwsv-ci+hostboot@us.ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Reviewed-by: Joachim Fenkes <fenkes@de.ibm.com> Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com> Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/64937 Tested-by: Jenkins OP Build CI <op-jenkins+hostboot@us.ibm.com> Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Tested-by: Jenkins OP HW <op-hw-jenkins+hostboot@us.ibm.com> Reviewed-by: Christian R. Geddes <crgeddes@us.ibm.com>
Diffstat (limited to 'src')
-rw-r--r--src/import/chips/p9/procedures/hwp/nest/p9_tod_setup.C2
1 files changed, 2 insertions, 0 deletions
diff --git a/src/import/chips/p9/procedures/hwp/nest/p9_tod_setup.C b/src/import/chips/p9/procedures/hwp/nest/p9_tod_setup.C
index 6b26140ae..df7ef4895 100644
--- a/src/import/chips/p9/procedures/hwp/nest/p9_tod_setup.C
+++ b/src/import/chips/p9/procedures/hwp/nest/p9_tod_setup.C
@@ -259,11 +259,13 @@ fapi2::ReturnCode configure_pss_mss_ctrl_reg(
i_osc_sel == TOD_OSC_0_AND_1 ||
i_osc_sel == TOD_OSC_0_AND_1_SEL_1)
{
+ l_pss_mss_ctrl_reg.setBit<PERV_TOD_PSS_MSS_CTRL_REG_PRI_M_PATH_SELECT>(); // SW440224
l_pss_mss_ctrl_reg.setBit<PERV_TOD_PSS_MSS_CTRL_REG_SEC_M_PATH_SELECT>();
}
else if (i_osc_sel == TOD_OSC_0 ||
i_osc_sel == TOD_OSC_0_AND_1_SEL_0)
{
+ l_pss_mss_ctrl_reg.clearBit<PERV_TOD_PSS_MSS_CTRL_REG_PRI_M_PATH_SELECT>(); // SW440224
l_pss_mss_ctrl_reg.clearBit<PERV_TOD_PSS_MSS_CTRL_REG_SEC_M_PATH_SELECT>();
}
OpenPOWER on IntegriCloud