summaryrefslogtreecommitdiffstats
path: root/src/usr
diff options
context:
space:
mode:
authorChristian Geddes <crgeddes@us.ibm.com>2017-09-06 12:42:23 -0500
committerDaniel M. Crowell <dcrowell@us.ibm.com>2017-09-08 11:33:10 -0400
commit948bff49730d59eb2c84c545b5fcec157b08bfbb (patch)
treec8040207c72e6fef2d61c43e001aa88894846efd /src/usr
parent289062fda679d0ff937a98f961872c7e880423c8 (diff)
downloadtalos-hostboot-948bff49730d59eb2c84c545b5fcec157b08bfbb.tar.gz
talos-hostboot-948bff49730d59eb2c84c545b5fcec157b08bfbb.zip
Remove MPIPL workaround that cleared all SpWkup Srcs on all cores
This is now handled by the SBE during the MPIPL path Change-Id: Ia8f5d006300d5650194a5b242642be0c3364f538 RTC: 171763 Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/45724 Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: Jenkins OP Build CI <op-jenkins+hostboot@us.ibm.com> Tested-by: Jenkins OP HW <op-hw-jenkins+hostboot@us.ibm.com> Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Reviewed-by: Corey V. Swenson <cswenson@us.ibm.com> Reviewed-by: Elizabeth K. Liner <eliner@us.ibm.com> Reviewed-by: Daniel M. Crowell <dcrowell@us.ibm.com>
Diffstat (limited to 'src/usr')
-rw-r--r--src/usr/isteps/istep06/host_discover_targets.C58
1 files changed, 0 insertions, 58 deletions
diff --git a/src/usr/isteps/istep06/host_discover_targets.C b/src/usr/isteps/istep06/host_discover_targets.C
index 606e72a86..e42e12411 100644
--- a/src/usr/isteps/istep06/host_discover_targets.C
+++ b/src/usr/isteps/istep06/host_discover_targets.C
@@ -178,58 +178,6 @@ void print_system_info(void)
}
#endif
-/**
-* @brief Walk through the cores and ensure special wakeup is disabled
-* from all srcs.
-*
-* @param[in/out] ISTEP_ERROR::IStepError
-* Pass in the istep error so we can add errors to it
-*
-* @return bool
-* True if no errors were found
-* False if at least 1 error was found
-*/
-bool deassertSpecialWakeupOnCores(ISTEP_ERROR::IStepError & io_istepError)
-{
- errlHndl_t l_err = nullptr;
- bool l_success = true;
- // First disable special wakeup of all types for all cores
- TARGETING::TargetHandleList l_coreTargetList;
- TARGETING::getAllChiplets(l_coreTargetList, TARGETING::TYPE_CORE, true);
-
- for(const auto & l_core : l_coreTargetList)
- {
- for(uint8_t l_src = 0; l_src < p9specialWakeup::SPW_ALL; l_src++)
- {
- FAPI_INVOKE_HWP(l_err, p9_cpu_special_wakeup_core, l_core,
- p9specialWakeup::SPCWKUP_DISABLE,
- p9specialWakeup::PROC_SPCWKUP_ENTITY(l_src));
- if ( l_err )
- {
- TRACFCOMP(ISTEPS_TRACE::g_trac_isteps_trace,
- "ERROR : returned from p9_cpu_special_wakeup_core for core 0x%x for src 0x%x", TARGETING::get_huid(l_core), l_src );
- l_success = false;
- break;
- }
- else
- {
- TRACFCOMP(ISTEPS_TRACE::g_trac_isteps_trace,
- "disabled special wakeup for core 0x%x for src 0x%x", TARGETING::get_huid(l_core), l_src );
- }
- }
- if(l_err)
- {
- // capture the target data in the elog
- ERRORLOG::ErrlUserDetailsTarget(l_core).addToLog( l_err );
- // add the err to the istep error
- io_istepError.addErrorDetails(l_err);
- //commit the error log (this will delete the err)
- errlCommit(l_err, ISTEP_COMP_ID);
- }
- }
-
- return l_success;
-}
/**
* @brief Walk through list of PROC chip targets and send a continueMPIPL
@@ -670,12 +618,6 @@ void* host_discover_targets( void *io_pArgs )
break;
}
- //Make sure that all special wakeups are disabled
- if(!deassertSpecialWakeupOnCores(l_stepError))
- {
- break;
- }
-
//Need to power down the slave quads
l_err = powerDownSlaveQuads();
if (l_err)
OpenPOWER on IntegriCloud