diff options
author | Dzuy Nguyen <dzuy@us.ibm.com> | 2017-07-19 09:56:32 -0500 |
---|---|---|
committer | Daniel M. Crowell <dcrowell@us.ibm.com> | 2017-08-04 09:54:07 -0400 |
commit | 1e846c106286181bf82e1e5bbc68b47b6e490ce1 (patch) | |
tree | d233e2aeb3cad85d8f554109d1ae4d8855d10265 /src/usr/testcore | |
parent | 0914d87ae57960ef859886a67b5ae1187aa82474 (diff) | |
download | talos-hostboot-1e846c106286181bf82e1e5bbc68b47b6e490ce1.tar.gz talos-hostboot-1e846c106286181bf82e1e5bbc68b47b6e490ce1.zip |
Update SCOMs in HCODE image before HOMER is established
Change-Id: I988e897104d717746d5d40d0698350c0c7baa948
RTC: 167313
Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/43555
Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com>
Tested-by: Jenkins OP Build CI <op-jenkins+hostboot@us.ibm.com>
Reviewed-by: Martin Gloff <mgloff@us.ibm.com>
Tested-by: Jenkins OP HW <op-hw-jenkins+hostboot@us.ibm.com>
Reviewed-by: Matt Derksen <mderkse1@us.ibm.com>
Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com>
Reviewed-by: Daniel M. Crowell <dcrowell@us.ibm.com>
Diffstat (limited to 'src/usr/testcore')
-rw-r--r-- | src/usr/testcore/rtloader/loader.H | 16 |
1 files changed, 16 insertions, 0 deletions
diff --git a/src/usr/testcore/rtloader/loader.H b/src/usr/testcore/rtloader/loader.H index aa035d1eb..ac454e9f1 100644 --- a/src/usr/testcore/rtloader/loader.H +++ b/src/usr/testcore/rtloader/loader.H @@ -144,6 +144,7 @@ class RuntimeLoaderTest : public CxxTest::TestSuite intf->pnor_write= rt_pnor_write; intf->ipmi_msg= rt_ipmi_msg; intf->clock_gettime = clock_gettime; + intf->hcode_scom_update = rt_hcode_update; // Call init. runtimeInterfaces_t* rtInterface = @@ -686,6 +687,21 @@ class RuntimeLoaderTest : public CxxTest::TestSuite return l_plid; } + //-------------------------------------------------------------------- + static int rt_hcode_update( uint64_t i_chipId, + uint32_t i_section, + uint32_t i_operation, + uint64_t i_scomAddr, + uint64_t i_scomData ) + { + TRACFCOMP(g_trac_hbrt, + "Loading runtime hcode_update: " + "target 0x%llX chipId 0x%llX section 0x%X " + "operation 0x%X scomAddr 0x%llX scomData 0x%llX", + i_chipId, i_section, i_operation, i_scomAddr, i_scomData); + return 0; + } + static uint64_t cv_hb_data_addr; static uint64_t cv_comm_addr; static uint64_t cv_comm_phys_addr; |