summaryrefslogtreecommitdiffstats
path: root/src/usr/targeting/common/xmltohb/attribute_types.xml
diff options
context:
space:
mode:
authorLuke Mulkey <lwmulkey@us.ibm.com>2017-10-10 14:28:25 -0500
committerDaniel M. Crowell <dcrowell@us.ibm.com>2017-12-12 17:11:12 -0500
commit7bbec657da0b3e0a79907906178cf6ec15033451 (patch)
tree91596d8754dd549b010c266417389318d28025ae /src/usr/targeting/common/xmltohb/attribute_types.xml
parentd527220c6ffe651548c3e002e0d473492c37ad27 (diff)
downloadtalos-hostboot-7bbec657da0b3e0a79907906178cf6ec15033451.tar.gz
talos-hostboot-7bbec657da0b3e0a79907906178cf6ec15033451.zip
MRW attribute changes
Change-Id: I78b2f33d144df826fd007914e378b6dd135fbd3d Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/48207 Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Dev-Ready: Brent Wieman <bwieman@us.ibm.com> Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Reviewed-by: Michael D. Pardeik <pardeik@us.ibm.com> Reviewed-by: ANDRE A. MARIN <aamarin@us.ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com> Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/48633 Tested-by: Jenkins OP Build CI <op-jenkins+hostboot@us.ibm.com> Tested-by: Jenkins OP HW <op-hw-jenkins+hostboot@us.ibm.com> Reviewed-by: Daniel M. Crowell <dcrowell@us.ibm.com>
Diffstat (limited to 'src/usr/targeting/common/xmltohb/attribute_types.xml')
-rwxr-xr-xsrc/usr/targeting/common/xmltohb/attribute_types.xml10
1 files changed, 0 insertions, 10 deletions
diff --git a/src/usr/targeting/common/xmltohb/attribute_types.xml b/src/usr/targeting/common/xmltohb/attribute_types.xml
index 2fdf78e54..955e3786d 100755
--- a/src/usr/targeting/common/xmltohb/attribute_types.xml
+++ b/src/usr/targeting/common/xmltohb/attribute_types.xml
@@ -7329,16 +7329,6 @@ Selects which voltage level to place the Core and ECO domain PFETs upon Winkle e
</attribute>
<attribute>
- <id>MRW_MBA_CACHELINE_INTERLEAVE_MODE_CONTROL</id>
- <description>At a system level, this attribute controls if interleaving is required, requested or never. The MRW.</description>
- <simpleType>
- <uint8_t></uint8_t>
- </simpleType>
- <persistency>non-volatile</persistency>
- <readable/>
-</attribute>
-
-<attribute>
<id>PROC_PCIE_PCS_RX_VGA_CONTRL_REGISTER3</id>
<!-- TARGET_TYPE_PEC -->
<description>
OpenPOWER on IntegriCloud