summaryrefslogtreecommitdiffstats
path: root/src/usr/secureboot/base/rom_entry.S
diff options
context:
space:
mode:
authorMike Baiocchi <baiocchi@us.ibm.com>2013-06-11 14:30:01 -0500
committerA. Patrick Williams III <iawillia@us.ibm.com>2013-07-08 10:38:26 -0500
commit32526fcbef7d67fbb3d6ab23fc60181b834ed21d (patch)
tree72b5305fae334b9579e9f1a7d899fe8752bb9e1c /src/usr/secureboot/base/rom_entry.S
parente60a4810ddce203fd6a2cb5c3a3f1483fa18d6c4 (diff)
downloadtalos-hostboot-32526fcbef7d67fbb3d6ab23fc60181b834ed21d.tar.gz
talos-hostboot-32526fcbef7d67fbb3d6ab23fc60181b834ed21d.zip
Base Support for Secure ROM verification
This change adds the basic structure needed to call and implement a verifcation of a signed container via the loaded/initliaized Secure ROM device. Change-Id: Ieada4eb0b557fc556cd12647a698bbfa16aba278 RTC:64764 Reviewed-on: http://gfw160.austin.ibm.com:8080/gerrit/4958 Tested-by: Jenkins Server Reviewed-by: A. Patrick Williams III <iawillia@us.ibm.com>
Diffstat (limited to 'src/usr/secureboot/base/rom_entry.S')
-rw-r--r--src/usr/secureboot/base/rom_entry.S51
1 files changed, 51 insertions, 0 deletions
diff --git a/src/usr/secureboot/base/rom_entry.S b/src/usr/secureboot/base/rom_entry.S
new file mode 100644
index 000000000..f2d67e3f1
--- /dev/null
+++ b/src/usr/secureboot/base/rom_entry.S
@@ -0,0 +1,51 @@
+# IBM_PROLOG_BEGIN_TAG
+# This is an automatically generated prolog.
+#
+# $Source: src/usr/secureboot/base/rom_entry.S $
+#
+# IBM CONFIDENTIAL
+#
+# COPYRIGHT International Business Machines Corp. 2013
+#
+# p1
+#
+# Object Code Only (OCO) source materials
+# Licensed Internal Code Source Materials
+# IBM HostBoot Licensed Internal Code
+#
+# The source code for this program is not published or otherwise
+# divested of its trade secrets, irrespective of what has been
+# deposited with the U.S. Copyright Office.
+#
+# Origin: 30
+#
+# IBM_PROLOG_END_TAG
+.include "kernel/ppcconsts.S"
+
+.section .text
+
+.global call_rom_verify
+.global call_rom_SHA512
+
+call_rom_verify:
+call_rom_SHA512:
+
+call_rom_entry:
+ std r2, 40(r1)
+ mflr r0
+ std r0, 16(r1)
+ stdu r1, -128(r1)
+ li r2, 0
+ mtctr r3
+ mr r3, r4
+ mr r4, r5
+ mr r5, r6
+ mr r6, r7
+ mr r7, r8
+ bctrl
+ addi r1, r1, 128
+ ld r2, 40(r1)
+ ld r0, 16(r1)
+ mtlr r0
+ blr
+
OpenPOWER on IntegriCloud