diff options
author | Thi Tran <thi@us.ibm.com> | 2014-04-14 15:29:38 -0500 |
---|---|---|
committer | A. Patrick Williams III <iawillia@us.ibm.com> | 2014-04-15 10:48:39 -0500 |
commit | 6f8d28b459c25d37a42412ea84890c8d41beae24 (patch) | |
tree | 7f1183ec89ecc59523c5962f775c14efb8a6180e /src/usr/hwpf/hwp/nest_chiplets | |
parent | 279d152e4d095884110de94e9510a8b7d86ced97 (diff) | |
download | talos-hostboot-6f8d28b459c25d37a42412ea84890c8d41beae24.tar.gz talos-hostboot-6f8d28b459c25d37a42412ea84890c8d41beae24.zip |
Undo PCIE PLL unmask in proc_a_x_pci_dmi_pll_setup (Brazos only)
Change-Id: Iaf3ec017cd3551f8532f8224018cc33c3ac6b915
Reviewed-on: http://gfw160.aus.stglabs.ibm.com:8080/gerrit/10527
Tested-by: Jenkins Server
Reviewed-by: Thi N. Tran <thi@us.ibm.com>
Reviewed-by: A. Patrick Williams III <iawillia@us.ibm.com>
Diffstat (limited to 'src/usr/hwpf/hwp/nest_chiplets')
-rw-r--r-- | src/usr/hwpf/hwp/nest_chiplets/proc_a_x_pci_dmi_pll_setup/proc_a_x_pci_dmi_pll_setup.C | 17 |
1 files changed, 9 insertions, 8 deletions
diff --git a/src/usr/hwpf/hwp/nest_chiplets/proc_a_x_pci_dmi_pll_setup/proc_a_x_pci_dmi_pll_setup.C b/src/usr/hwpf/hwp/nest_chiplets/proc_a_x_pci_dmi_pll_setup/proc_a_x_pci_dmi_pll_setup.C index f59492563..8b8bd23ca 100644 --- a/src/usr/hwpf/hwp/nest_chiplets/proc_a_x_pci_dmi_pll_setup/proc_a_x_pci_dmi_pll_setup.C +++ b/src/usr/hwpf/hwp/nest_chiplets/proc_a_x_pci_dmi_pll_setup/proc_a_x_pci_dmi_pll_setup.C @@ -325,14 +325,15 @@ fapi::ReturnCode proc_a_x_pci_dmi_pll_setup_unmask_lock(const fapi::Target & i_t break; } - rc = proc_a_x_pci_dmi_pll_setup_unmask_lock( - i_target, - PCIE_CHIPLET_0x09000000); - if (!rc.ok()) - { - FAPI_ERR("Error from proc_a_x_pci_dmi_pll_setup_unmask_lock"); - break; - } +//TODO: Temporarily undo this unmask for Brazos until Joe McGill fixes SW255565 +// rc = proc_a_x_pci_dmi_pll_setup_unmask_lock( +// i_target, +// PCIE_CHIPLET_0x09000000); +// if (!rc.ok()) +// { +// FAPI_ERR("Error from proc_a_x_pci_dmi_pll_setup_unmask_lock"); +// break; +// } FAPI_INF("Done setting up PCIE PLL. "); |